Abstract
Existing space management and address mapping schemes for flash-based Solid-State-Drive (SSD) operate either at page or block granularity, with inevitable limitations in terms of memory requirement, performance, garbage collection, and scalability. To overcome these limitations, we proposed a novel space management and address mapping scheme for flash referred to as Z-MAP, which manages flash space at granularity of Zone. Each Zone consists of multiple numbers of flash blocks. Leveraging workload classification, Z-MAP explores Page-mapping Zone (Page Zone) to store random data and handle a large number of partial updates, and Block-mapping Zone (Block Zone) to store sequential data and lower the overall mapping table. Zones are dynamically allocated and a mapping scheme for a Zone is determined only when it is allocated. Z-MAP uses a small part of Flash memory or phase change memory as a streaming Buffer Zone to log data sequentially and migrate data into Page Zone or Block Zone based on workload classification. A two-level address mapping is designed to reduce the overall mapping table and address translation latency. Z-MAP classifies data before it is permanently stored into Flash memory so that different workloads can be isolated and garbage collection overhead can be minimized.
Z-MAP has been extensively evaluated by trace-driven simulation and a prototype implementation on OpenSSD. Our benchmark results conclusively demonstrate that Z-MAP can achieve up to 76% performance improvement, 81% mapping table reduction, and 88% garbage collection overhead reduction compared to existing Flash Translation Layer (FTL) schemes.
- N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. 2008. Design tradeoffs for SSD performance. In Proceedings of the USENIX Annual Technical Conference (ATC’08). 57--70. Google Scholar
Digital Library
- A. Badam and V. S. Pai. 2011. SSDAlloc: Hybrid SSD/RAM memory management made easy. In Proceedings of the 10th USENIX Symposium on Network Systems Design and Implementation (NSDI’11). Google Scholar
Digital Library
- L. Benini, A. Bogliolo, and G. D. Micheli. 2000. A survey of design techniques for system-level dynamic power management. IEEE Trans. VLSI Syst. 8, 3 (June 2000), 299--316. Google Scholar
Digital Library
- F. Chen, D. A. Koufaty, and X. D. Zhang. 2009. Understanding intrinsic characteristics and system implications of flash memory based solid state drives. In Proceedings of the 11th International Joint Conference on Measurement and Modeling of Computer Systems (SIGMETRICS’09). 181--192. Google Scholar
Digital Library
- F. Chen, T. Luo, and X. Zhang. 2011. CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). 77--90. Google Scholar
Digital Library
- R. Cheveresan, M. Ramsay, C. Feucht, and I. Sharapov. 2007. Characteristics of workloads used in high performance and technical computing. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’07). 73--82. Google Scholar
Digital Library
- H. J. Choi, S.-H. Lim, and K. H. Park. 2009. JFTL: A flash translation layer based on a journal remapping for flash memory. ACM Trans. Storage 4, 4 (Jan. 2009), Article 14. Google Scholar
Digital Library
- L. M. Grupp, J. D. Davis, and S. Swanson. 2012. The bleak future of NAND flash memory. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12). Google Scholar
Digital Library
- A. Gupta, Y. Kim, and B. Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on. Architectural Support for Programming Languages and Operating Systems (ASPLOS’09). 229--240. Google Scholar
Digital Library
- A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam. 2011. Leveraging value locality in optimizing NAND flash-based SSDs. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). USENIX. Google Scholar
Digital Library
- D. Hildebrand, L. Ward, and P. Honeyman. 2006. Large files, small writes, and pNFS. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’06). 116--124. Google Scholar
Digital Library
- Y. Hu, H. Jiang, D. Feng, L. Tian, S. Zhang, J. Liu, W. Tong, Y. Qin, and L. Wang. 2010. Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation. In Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST’10). Google Scholar
Digital Library
- Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang. 2011. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’11). 96--107. Google Scholar
Digital Library
- S. Jiang, L. Zhang, X. Yuan, H. Hu, and Y. Chen. 2011. S-FTL: An efficient address translation for flash memory by exploiting spatial locality. In Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST’11). 1--12. Google Scholar
Digital Library
- J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th ACM & IEEE International Conference on Embedded Software (EMSOFT’’06). 161--170. Google Scholar
Digital Library
- H. Kim and S. Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST’08). 239--252. Google Scholar
Digital Library
- J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Trans. Consum. Electron. 48, 2, 366--375. Google Scholar
Digital Library
- H. Kwon, E. Kim, J. Choi, D. Lee, and S. H. Noh. 2010. Janus-FTL: Finding the optimal point on the spectrum between page and block mapping schemes. In Proceedings of the 10th International Conference on Embedded Software (EMSOFT’10). 169--178. Google Scholar
Digital Library
- S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. 2007. A log buffer based flash translation layer using fully associative sector translation. ACM Trans. Embedded Comput. Syst. 6, 3 (July 2007), Article 18. Google Scholar
Digital Library
- S. Lee, D. Shin, Y.-J. Kim, and J. Kim. 2008. Last: Locality-aware sector translation for nand flash memory-based storage systems. SIGOPS Oper. Syst. Rev. 42, 6 (Oct. 2008), 36--42. Google Scholar
Digital Library
- J. Lee, Y. Oh, H. Kwon, J. Choi, D. Lee, and S. H. Noh. 2013. TinyFTL: An FTL architecture for flash memory cards with scarce resources. In Proceedings of the 4th Asia-Pacific Workshop on Systems (APSys’13). Google Scholar
Digital Library
- S. P. Lim, S. W. Lee, and L. B. Moon. 2010. FASTer FTL for enterprise-class flash memory SSDs. In Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os (SNAPI’10). Google Scholar
Digital Library
- R. Liu, C. Yang, and W. Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12). Google Scholar
Digital Library
- C. Mina, K. Kimb, H. Choc, S. Leed, and Y. I. Eom. 2012. SFS: Random write considered harmful in solid state drives. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12). Google Scholar
Digital Library
- Y. Pan, G. Dong, and T. Zhang. 2011. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). 245--258. Google Scholar
Digital Library
- D. Park, B. Debnath, and D. Du. 2009. CFTL: A convertible flash translation layer with consideration of data access patterns. Technical Report TR 09-023, University of Minnesota.Google Scholar
- A. Rajimwale, V. Prabhakaran, and J. D. Davis. 2009. Block management in solid-state devices. In Proceedings of the USENIX Annual Technical Conference (ATC’09). Google Scholar
Digital Library
- R. Ramakrishnan and J. Gehrke. 2007. Database Management Systems (3rd ed.). McGraw-Hill, New York. Google Scholar
Digital Library
- J. Ren and Q. Yang. 2011. I-CASH: Intelligently coupled array of SSD and HDD. In Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA’11). 278--289. Google Scholar
Digital Library
- SNIA. 2011. Block IO Traces. Retrieved from http://iotta.snia.org/tracetypes/3.Google Scholar
- A. Sweeney, D. Doucette, W. Hu, C. Anderson, M. Nishimoto, and G. Peck. 1996. Scalability in the XFS file system. In Proceedings of the USENIX Annual Technical Conference (ATC’96). Google Scholar
Digital Library
- OpenSSD. 2014. The OpenSSD Project. Retrieved from http://www.openssd-project.org/wiki/The_OpenSSD_Project.Google Scholar
- Q. S. Wei, B. Z. Gong, P. Suraj, V. Bharadwaj, L. F. Zeng, and K. Okada. 2011. WAFTL: A workload adaptive flash translation layer with data partition. In Proceedings of the 2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST’11). Google Scholar
Digital Library
- G. Wu and X. He. 2011. Reducing SSD read latency via NAND flash program and erase suspension. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). Google Scholar
Digital Library
Index Terms
Z-MAP: A Zone-Based Flash Translation Layer with Workload Classification for Solid-State Drive
Recommendations
ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer
Multi-level cell (MLC) flash memory has lower bit cost compared to single-level cell (SLC) flash memory. However, there are several obstacles to the wide use of MLC flash memory, including slow write performance and shorter lifespan. To improve the ...
RFTL: improving performance of selective caching-based page-level FTL through replication
The internal nature of flash memory technology, makes its performance highly dependent on workload characteristics causing poor performance on random writes. To solve this, Demand-based Flash Translation Layer (DFTL) which selectively caches page-level ...
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...






Comments