Abstract
Sequential components are crucial for a real-time embedded system as they control the system based on the system's current state and real life input. In this article, we explore the security and trust issues of sequential system design from the perspective of a finite state machine (FSM), which is the most popular model used to describe sequential systems. Specifically, we find that the traditional FSM synthesis procedure will introduce security risks and cannot guarantee trustworthiness in the implemented circuits. Indeed, we show that not only do there exist simple and effective ways to attack a sequential system, it is also possible to insert a hardware Trojan Horse into the design without introducing any significant design overhead. We then formally define the notion of trust in FSM and propose a novel approach to designing trusted circuits from the FSM specification. We demonstrate both our findings on the security threats and the effectiveness of our proposed method on Microelectronics Center of North Carolina (MCNC) sequential circuit benchmarks.
- ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/~alanmi/abc/.Google Scholar
- A. T. Abdel-Hamid, S. Tahar, and E. M. Aboulhamid. 2005. A public-key watermarking technique for IP designs. In Proceedings of Design, Automation and Test in Europe. 330--335. Google Scholar
Digital Library
- M. Banga and M. S. Hsiao. 2008. A region based approach for the identification of hardware Trojans. In Proceedings of First IEEE International Workshop on Hardware-Oriented Security and Trust. 40--47. Google Scholar
Digital Library
- BLIF. Berkeley gic Interchange Format. http://www.ece.cmu.edu/~ee760/760docs/blif.pdf.Google Scholar
- B. S. Cohen. 2007. On integrated circuits supply chain issues in a global commercial market—Defense security and access concerns. Information Technology and Systems Division, Institute for Defense Analyses (Statement before US House of Representatives Armed Services Subcommittee 3/14/07).Google Scholar
- A. Cui, C. H. Chang, S. Tahar, and A. T. Abdel-Hamid. 2011. A robust FSM watermarking scheme for IP protection of sequential circuit design. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 30, 5, 678--690. Google Scholar
Digital Library
- Defense Science Board 2005. Report of the defense science board task force on high performance microchip supply.Google Scholar
- Z. Gong and M. X. Makkes. 2011. Hardware Trojan side-channels based on physical unclonable functions. In Proceedings of WISTP. 294--303. Google Scholar
Digital Library
- J. Gu, G. Qu, and Q. Zhou. 2009. Information hiding for trusted system design. In Proceedings of 46th ACM/IEEE Design Automation Conference (DAC). 698--701. Google Scholar
Digital Library
- G. Hachtel and F. Somenzi 1996. Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers. Google Scholar
Digital Library
- C. E. Irvine and K. Levitt. 2007. Trusted hardware: Can it be trustworthy? In Proceedings of ACM/IEEE Design Automation Conference. 1--4. Google Scholar
Digital Library
- T. Kam, T. Villa, R. Brayton, and A. Sangiovanni-Vincentelli. 1997. Synthesis of FSMs: Functional Optimization. Kluwer Academic Publishers Google Scholar
Digital Library
- M. Lewandowski, R. Meana, M. Morrison, and S. Katkoori. 2012. A novel method for watermarking sequential circuits. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 21--24.Google Scholar
- A. L. Oliveira. 2001. Techniques for the creation of digital watermarks in sequential circuit designs. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 20, 9, 1101--1117. Google Scholar
Digital Library
- R. Rad, M. Tehranipoor, and J. Plusquellic. 2008. Sensitivity analysis to hardware Trojans using power supply transient signals. In Proceedings of the 1st IEEE International Workshop on Hardware-Oriented Security and Trust. 3--7. Google Scholar
Digital Library
- J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Security analysis of logic obfuscation. In Proceedings of the ACM/IEEE Design Automation Conference. 83--89. Google Scholar
Digital Library
- J. A. Roy, F. Koushanfar, and I. L. Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the Conference on Design, Automation and Test in Europe. 1069--1074. Google Scholar
Digital Library
- G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the ACM/IEEE Design Automation Conference. 9--12. Google Scholar
Digital Library
- I. Torunoglu and E. Charbon. 2000. Watermarking-based copyright protection of sequential functions. IEEE J. Solid-State Circuits, 35, 3, 434--440.Google Scholar
Cross Ref
- S. Trimberger. 2007. Trusted design in FPGAs. In Proceedings of the ACM/IEEE Design Automation Conference. 5--8. Google Scholar
Digital Library
- C. Umans, T. Villa, and A. Sangiovanni-Vincentelli. 2006. Complexity of two-level logic minimization. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 25, 7, 1230--1246. Google Scholar
Digital Library
- X. Wang, M. Tehranipoor, and J. Plusquellic. 2008. Detecting malicious inclusions in secure hardware, challenges and solutions. In Proceedings of the 1st IEEE International Workshop on Hardware-Oriented Security and Trust. 15--19. Google Scholar
Digital Library
- S. Wei, K. Li, F. Koushanfar, and M. Potkonjak. 2012. Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry. In Proceedings of the ACM/IEEE Design Automation Conference. 90--95. Google Scholar
Digital Library
- L. Yuan, G. Qu, T. Villa, and A. Sangiovanni-Vincentelli. 2008. FSM re-engineering: A novel approach to sequential circuit synthesis. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 27, 6, 1159--1164. Google Scholar
Digital Library
- L. Zhang and C. H. Chang. 2012. State encoding watermarking for field authentication of sequential circuit intellectual property. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3013--3016.Google Scholar
Index Terms
Designing Trusted Embedded Systems from Finite State Machines
Recommendations
Design of Ternary D Flip-Flop Using One Latch with Neuron-MOS Literal Circuit
ICEICE '12: Proceedings of the 2012 Second International Conference on Electric Information and Control Engineering - Volume 04A novel CMOS ternary D-type edge-triggered flip-flop using a single latch with neuron-MOS literal circuits is presented. In the proposed circuit, data are sampled into the latch during a short transparency period for rising edge of the clock signal by ...
Canonical finite state machines for distributed systems
There has been much interest in testing from finite state machines (FSMs) as a result of their suitability for modelling or specifying state-based systems. Where there are multiple ports/interfaces a multi-port FSM is used and in testing, a tester is ...
Implementing Sequential Machines as Self-Timed Circuits
A self-timed finite state machine (FSM) is described. It is based on a formally proven, efficient implementation of self-timed combinational logic and a self-timed master-slave register. Temporal behavioral constraints are formalized, and the system is ...






Comments