Abstract
In the embedded system domain there is a continuous demand towards providing higher flexibility for application development. This trend strives for virtual prototyping solutions capable of performing fast system simulation. Among other benefits, such a solution supports concurrent hardware/software system design by enabling to start developing, testing, and validating the embedded software substantially earlier than has been possible in the past. Towards this direction, throughout this article we introduce a new framework, named Plug&Chip, targeting to support rapid prototyping of 2D and 3D digital systems. In contrast to other relevant approaches, our solution provides higher flexibility by enabling incremental system design, while also handling platforms developed with the usage of 3D integration technology.
- Altera. 2013. Altera virtual target. http://www.altera.com/devices/processor/arm/cortex-a9/virtual-target/proc-a9-virtual-target.html.Google Scholar
- Tom Borgstrom, Eshel Haritan, Ron Wilson, David Abada, Andrew Dauman, Ramesh Chandra, Olivier Mielo, Chuck Cruse, and Achim Nohl. 2009. System prototypes: Virtual, hardware or hybrid? In Proceedings of the 46th Annual Design Automation Conference (DAC'09). ACM Press, New York, 1--3. Google Scholar
Digital Library
- Cadence. 2013. Cadence 3D-IC solution. http://www.cadence.com/solutions/3dic/Pages/default.aspx.Google Scholar
- Dionysios Diamantopoulos, Konstantinos Siozios, Georgios Lentaris, Dimitrios Soudris, and Marcos A. Rodrigalvarez. 2012. SPARTAN project: On profiling computer vision algorithms for rover navigation. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS'12). 174--181.Google Scholar
- Stefan Valentin Gheorghita, Martin Palkovic, Juan Hamers, Arnout Vandecappelle, Stelios Mamagkakis, Twan Basten, Lieven Eeckhout, Henk Corporaal, Francky Catthoor, Frederik Vandeputte, and Koen De Bosschere. 2009. System-scenario-based design of dynamic embedded systems. ACM Trans. Des. Autom. Electron. Syst. 14, 1. Google Scholar
Digital Library
- Subhash Gupta, Mark Hilbert, Sangki Hong, and Robert Patti. 2004. Techniques for producing 3D ICs with high-density interconnect. In Proceedings of the VLSI Multi-Level Interconnection Conference. 93--97.Google Scholar
- Matthew R. Guthaus, Jeffery S. Ringenberg, Daniel Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE International Workshop on Workload Characterization (WWC'01). IEEE Computer Society, 3--14. Google Scholar
Digital Library
- Haps. 2013. Synopsys high-performance asic prototyping systems. http://www.synopsys.com/Systems/FPGABasedPrototyping/Pages/HAPS.aspx.Google Scholar
- Ip-Xact. 2013. IP-XACT technical committee. http://www.accellera.org/activities/committees/ip-xact/.Google Scholar
- Itrs. 2012. International technology roadmap for semiconductors. http://www.itrs.net.Google Scholar
- Jovana Jovic, Sergey Yakoushkin, Luis Murillo, Juan Eusse, Rainer Leupers, and Gerd Ascheid. 2012. Hybrid simulation for extensible processor cores. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'12). 288--291. Google Scholar
Digital Library
- Ioannis Kostavelis, Lazaros Nalpantidis, Evangelos Boukas, Marcos Aviles Rodrigalvarez, Ioannis Stamoulias, George Lentaris, Dionysios Diamantopoulos, Kostas Siozios, Dimitrios Soudris, and Antonios Gasteratos. 2014. SPARTAN: Developing a vision system for future autonomous space exploration robots. J. Field Robot. 31, 1, 107--140.Google Scholar
Cross Ref
- OpenCores. 2013. Ethernet MAC 10/100 mbps. http://opencores.org/project,ethmac.Google Scholar
- OpenRisc. 2012. OpenRISC 1000 project main page. http://opencores.org/or1k/MainPage.Google Scholar
- OVP. 2013. Open virtual platforms (OVP). http://www.ovpworld.org.Google Scholar
- Vasilis F. Pavlidis and Eby G. Friedman. 2010. Three-dimensional Integrated Circuit Design. Morgan Kaufmann, San Fransisco.Google Scholar
- QEMU. 2011. 1st International QEMU users forum. http://adt.cs.upb.de/quf/.Google Scholar
- R3Logic. 2013. R3Logic. http://www.r3logic.com/.Google Scholar
- Ioannis Savidis, Syed M. Alam, Ankur Jain, Scott Pozder, Robert E. Jones, and Ritwik Chatterjee. 2010. Electrical modeling and characterization of through-silicon vias (tsvs) for 3-D integrated circuits. Microelectron. J. 41, 1, 9--16. Google Scholar
Digital Library
- SCE-MI. 2011. Standard co-emulation modeling interface (sce-mi) reference manual. http://www.accellera.org/downloads/standards/sce-mi/SCE_MI_v21-110112-final.pdf.Google Scholar
- Navaratnasothie Selvakkumaran and George Karypis. 2003. Multi-objective hypergraph partitioning algorithms for cut and maximum subdomain degree minimization. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'03). IEEE Computer Society, 726--733. Google Scholar
Digital Library
- Kostas Siozios and Dimitrios Soudris. 2011. A tabu-based partitioning and layer assignment algorithm for 3-D FPGAs. Embedd. Syst. Lett. 3, 3, 97--100. Google Scholar
Digital Library
- Spartan. 2013. http://proteas.microlab.ntua.gr/spartan.Google Scholar
- Xilinx. 2013a. Xilinx hybrid co-simulation flow quick reference. http://www.xilinx.com/tools/feature/141isim_hw_cosim_qrg.pdf.Google Scholar
- Xilinx. 2013b. Xilinx isim rtl simulator. http://www.xilinx.com/tools/isim.htm.Google Scholar
- Tse-Chen Yeh, Zin-Yuan Lin, and Ming-Chao Chiang. 2011. A novel technique for making qemu an instruction set simulator for co-simulation with System C. In Proceedings of the International MultiConference of Engineers and Computer Scientists (IMECS'11). Vol. I. 288--291.Google Scholar
Index Terms
Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid Virtual SoCs
Recommendations
An Embedded Vision Services Framework for Heterogeneous Accelerators
CVPRW '13: Proceedings of the 2013 IEEE Conference on Computer Vision and Pattern Recognition WorkshopsThis paper describes an architecture framework using heterogeneous hardware accelerators for embedded vision applications. This approach leverages the recent single-chip heterogeneous FPGAs that combine powerful multicore processors with extensive ...
Microkernel dedicated for dynamic partial reconfiguration on ARM-FPGA platform
Special Issue on the 4th Embedded Operating Systems Workshop (EWiLi 2014)This paper describes the first implementation of a custom micro-kernel on a ARM-FPGA platform capable of managing reconfigurable hardware parts dynamically. After describing the structure of the proposed micro-kernel, we will focus on a custom specific ...
Efficient Hardware Looping Units for FPGAs
ISVLSI '10: Proceedings of the 2010 IEEE Annual Symposium on VLSILooping operations impose a significant bottleneck to achieving better computational efficiency for embedded applications. To confront this problem in embedded computation either in the form of programmable processors or FSMD (Finite-State Machine with ...






Comments