Abstract
Multiprocessor systems-on-chip (MPSoCs) are becoming a popular design choice in current and future technology nodes to accommodate the heterogeneous computing demand of a multitude of applications enabled on these platform. Streaming multimedia and other communication-centric applications constitute a significant fraction of the application space of these devices. The mapping of an application on an MPSoC is an NP-hard problem. This has attracted researchers to solve this problem both as stand-alone (best-effort) and in conjunction with other optimization objectives, such as energy and reliability. Most existing studies on energy-reliability joint optimization are static—that is, design time based. These techniques fail to capture runtime variability such as resource unavailability and dynamism associated with application behaviors, which are typical of multimedia applications. The few studies that consider dynamic mapping of applications do not consider throughput degradation, which directly impacts user satisfaction. This article proposes a runtime technique to analyze the execution trace of an application modeled as Synchronous Data Flow Graphs (SDFGs) to determine its mapping on a multiprocessor system with heterogeneous processing units for different fault scenarios. Further, communication energy is minimized for each of these mappings while satisfying the throughput constraint. Experiments conducted with synthetic and real SDFGs demonstrate that the proposed technique achieves significant improvement with respect to the state-of-the-art approaches in terms of throughput and storage overhead with less than 20% energy overhead.
- P. Bellasi, G. Massari, and W. Fornaciari. 2012. A RTRM proposal for multi/many-core platforms and reconfigurable applications. In Proceedings of the International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC’12). 1--8. DOI:http://dx.doi.org/10.1109/ReCoSoC.2012.6322885Google Scholar
Cross Ref
- S. Borkar, T. Karnik, and V. De. 2004. Design and reliability challenges in nanometer technologies. In Proceedings of the Design Automation Conference (DAC’04). Google Scholar
Digital Library
- C.-L. Chou and R. Marculescu. 2011. FARM: Fault-aware resource management in NoC-based multiprocessor platforms. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’11). 1--6.Google Scholar
- A. Das and A. Kumar. 2012. Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs. In Proceedings of the IEEE International Symposium on Rapid System Prototyping (RSP’12).Google Scholar
- A. Das, A. Kumar, and B. Veeravalli. 2012. Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems. In Proceedings of the IEEE International Conference on Parallel and Distributed Systems (ICPADS’12). Google Scholar
Digital Library
- Anup Das, Akash Kumar, and Bharadwaj Veeravalli. 2013a. Communication and migration energy aware design space exploration for multicore systems with intermittent faults. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’13). 1631--1636. DOI:http://dx.doi.org/10.7873/DATE.2013.331 Google Scholar
Digital Library
- A. Das, A. Kumar Singh, and A. Kumar. 2013b. Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCs. In Proceedings of the International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC’13). 1--7.Google Scholar
- O. Derin, D. Kabakci, and L. Fiorin. 2011. Online task remapping strategies for fault-tolerant network-on-chip multiprocessors. In Proceedings of the IEEE/ACM Symposium on Networks on Chip (NoCS’11). Google Scholar
Digital Library
- S. Furber. 2006. Living with failure: Lessons from nature? In Proceedings of the IEEE European Test Symposium (ETS’06). Google Scholar
Digital Library
- A. H. Ghamarian, M. C. W. Geilen, S. Stuijk, T, Basten, A. J. M. Moonen, M. J. G. Bekooij, B. D. Theelen, and M. R. Mousavi. 2006. Throughput analysis of synchronous data flow graphs. In Proceedings of the IEEE Conference on Application of Concurrency to System Design (ACSD’06). 25--36. Google Scholar
Digital Library
- C. H. Hoo and A. Kumar. 2012. An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’12). DOI:http://dx.doi.org/10.1109/FPL.2012.6339136Google Scholar
- J. Hu and R. Marculescu. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’04). Google Scholar
Digital Library
- J. Huang, J. O. Blech, A. Raabe, C. Buckl, and A. Knoll. 2011. Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems. In Proceedings of the Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’11). ACM, New York, NY. Google Scholar
Digital Library
- K. M. Kavi, B. P. Buckles, and U. N. Bhat. 1986. A formal definition of data flow graph models. IEEE Transactions on Computers 35, 11, 940--948. Google Scholar
Digital Library
- I. Koren and C. M. Krishna. 2007. Fault-Tolerant Systems. Morgan Kaufmann. Google Scholar
Digital Library
- C. Lee, H. Kim, H. Park, S. Kim, H. Oh, and S. Ha. 2010. A task remapping technique for reliable multi-core embedded systems. In Proceedings of the Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’10). ACM, New York, NY. Google Scholar
Digital Library
- E. A. Lee and D. G. Messerschmitt. 1987. Synchronous data flow. Proceedings of the IEEE 75, 9, 1235--1245.Google Scholar
Cross Ref
- A. Leroy, D. Milojevic, D. Verkest, F. Robert, and F. Catthoor. 2008. Concepts and implementation of spatial division multiplexing for guaranteed throughput in networks-on-chip. IEEE Transactions on Computers 57, 9, 1182--1195. DOI:http://dx.doi.org/10.1109/TC.2008.82 Google Scholar
Digital Library
- J. W. McPherson. 2006. Reliability challenges for 45nm and beyond. In Proceedings of the Design Automation Conference (DAC’06). Google Scholar
Digital Library
- S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli. 2005. Analysis of error recovery schemes for networks on chips. IEEE Design and Test of Computers 22, 5, 434--442. Google Scholar
Digital Library
- L. Ost, M. Mandelli, G. M. Almeida, L. Moller, L. S. Indrusiak, G. Sassatelli, P. Benoit, M. Glesner, M. Robert, and F. Moraes. 2013. Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach. ACM Transactions on Embedded Computing Systems 12, 3, Article No. 75. Google Scholar
Digital Library
- S. K. Reinhardt and S. S. Mukherjee. 2000. Transient fault detection via simultaneous multithreading. In Proceedings of the International Symposium on Computer Architecture (ISCA’00). ACM, New York, NY, 25--36. DOI:http://dx.doi.org/10.1145/339647.339652 Google Scholar
Digital Library
- M. Santarini. 2011. Zynq-7000 EPP Sets Stage for New Era of Innovations. Available at http://www.design-reuse.com/articles/26686/xilinx-zynq-7000-arm-cortex-a9-mpcore.html.Google Scholar
- A. Kumar Singh, M. Shafique, A. Kumar, and J. Henkel. 2013. Mapping on multi/many-core systems: Survey of current and emerging trends. In Proceedings of the Design Automation Conference (DAC’13). Google Scholar
Digital Library
- A. Kumar Singh, T. Srikanthan, A. Kumar, and W. Jigang. 2010. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. Elsevier Journal of Systems Architecture 56, 7, 242--255. Google Scholar
Digital Library
- S. Stuijk, M. C. W. Geilen, and T. Basten. 2006. SDF3: SDF for free. In Proceedings of the IEEE Conference on Application of Concurrency to System Design (ACSD’06). Google Scholar
Digital Library
- W. Wolf. 2005. Multimedia applications of multiprocessor systems-on-chips. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’05). Google Scholar
Digital Library
- C. Yang and A. Orailoglu. 2007. Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules. In Proceedings of the Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’07). ACM, New York, NY. Google Scholar
Digital Library
- C. Ykman-Couvreur, V. Nollet, F. Catthoor, and H. Corporaal. 2006. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management. In Proceedings of the International Symposium on System-on-Chip. 1--4. DOI:http://dx.doi.org/10.1109/ISSOC.2006.321966Google Scholar
Index Terms
Execution Trace--Driven Energy-Reliability Optimization for Multimedia MPSoCs
Recommendations
Energy-aware task mapping and scheduling for reliable embedded computing systems
Special Section ESFH'12, ESTIMedia'11 and Regular PapersTask mapping and scheduling are critical in minimizing energy consumption while satisfying the performance requirement of applications enabled on heterogeneous multiprocessor systems. An area of growing concern for modern multiprocessor systems is the ...
Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs
Special section on adaptive power management for energy and temperature-aware computing systemsModern embedded systems need to support multiple time-constrained multimedia applications that often employ multiprocessor-systems-on-chip (MPSoCs). Such systems need to be optimized for resource usage and energy consumption. It is well understood that ...
Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceDynamic voltage and frequency scaling (DVFS) offers great potential for optimizing the energy efficiency of Multiprocessor Systems-on-Chip (MPSoCs). The conventional approaches for processor voltage and frequency adjustment are not suitable for ...








Comments