Two-AABB traversal for mobile real-time ray tracing

ABSTRACT

Ray tracing is a 3D rendering method which simulates the path of light. This technique can represent high quality visual realism, but it requires great computing power. Because of the insufficient computing power in mobile device, some hardware accelerator is required for mobile real-time ray tracing. In this work, we propose a novel hardware unit which has two-AABB (Axis Aligned Bounding Box) traversal architecture. Our architecture has two ray-AABB testing units and the efficient leaf node processing mechanism. The experimental results show that our hardware architecture has half the gate count and is up to 2.9 times faster than the existing single pipeline architecture.

References

1. Aila, T., Laine, S., and Karras, T. 2012. Understanding the efficiency of ray traversal on gpus--kepler and fermi addendum. Proceedings of ACM High Performance Graphics 2012, Posters, 9--16.
2. Bakhoda, A., Yuan, G. L., Fung, W. W., Wong, H., and Aamodt, T. M. 2009. Analyzing cuda workloads using a detailed gpu simulator. In Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, IEEE, 163--174.
3. Benthin, C., Wald, I., Woop, S., Ernst, M., and Mark, W. R. 2012. Combining single and packet-ray tracing for arbitrary ray distributions on the intel mic architecture. Visualization and Computer Graphics, IEEE Transactions on, IEEE, vol. 18, 9, 1438--1448.
4. Kim, J.-W., Lee, W.-J., Lee, M.-W., and Han, T.-D. 2012. Parallel-pipeline-based traversal unit for hardware-accelerated ray tracing. In SIGGRAPH Asia 2012 Posters, ACM, 42.
5. Lee, J., Shin, Y., Lee, W.-J., Ryu, S., and Kim, J., 2013. Real-time Ray Tracing on Coarse-grained Reconfigurable Processor. In Field-Programmable Technology (FPT), 2013 IEEE International Conference on, IEEE, 192--197.
6. Lee, W.-J., Shin, Y., Lee, J., Kim, J-W., Nah, J.-H., Jung, S., Lee, S., Park, H.-S., and Han, T.-D. 2013. SGRT: A mobile GPU architecture for real-time ray tracing. In Proceedings of the 5th High Performance Graphics Conference, ACM, 109--119.
7. Nah, J. H., Park, J. S., Park, C., Kim, J. W., Jung, Y. H., Park, W. C., and Han, T. D. 2011. T&I Engine: Traversal and Intersection Engine for Hardware Accelerated Ray Tracing. In ACM Transaction on Graphics (Proceedings of SIGGRAPH ASIA 2011), vol. 30, 6, 160: 1--10.
8. Nah, J., Kwon, H.-J., Kim, D.-S., Jeong, C.-H., Park, J., Han, T.-D., Manocha, D., and Park, W.-C. Raycore: A ray-tracing hardware architecture for mobile devices.. In ACM Transaction on Graphics (Proceedings of SIGGRAPH 2014), Accepted.
9. Schmittler, J., Wald, I., and Slusallek, P. 2002. Saarcor: a hardware architecture for ray tracing. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, Eurographics Association, 27--36.
10. Spjut, J., Kensler, A., Kopta, D., and Brunvand, E. 2009. Trax: a multicore hardware architecture for real-time ray tracing. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 28, 12, 1802--1815.
11. Woop, S., Schmittler, J., and Slusallek, P. 2005. RPU: a programmable ray processing unit for realtime ray tracing. ACM Transactions on Graphics, vol. 24, 3, 434--444.

Index Terms

• Computing methodologies

  • Computer graphics

    • Graphics systems and interfaces

      • Graphics processors

    • Rendering

      • Ray tracing