skip to main content
research-article

Mechanistic Modeling of Architectural Vulnerability Factor

Published:20 January 2015Publication History
Skip Abstract Section

Abstract

Reliability to soft errors is a significant design challenge in modern microprocessors owing to an exponential increase in the number of transistors on chip and the reduction in operating voltages with each process generation. Architectural Vulnerability Factor (AVF) modeling using microarchitectural simulators enables architects to make informed performance, power, and reliability tradeoffs. However, such simulators are time-consuming and do not reveal the microarchitectural mechanisms that influence AVF. In this article, we present an accurate first-order mechanistic analytical model to compute AVF, developed using the first principles of an out-of-order superscalar execution. This model provides insight into the fundamental interactions between the workload and microarchitecture that together influence AVF. We use the model to perform design space exploration, parametric sweeps, and workload characterization for AVF.

References

  1. Robert C. Baumann. 2005. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and Materials Reliability 5, 3 (Sept. 2005), 305--316.Google ScholarGoogle ScholarCross RefCross Ref
  2. Jon L. Bentley and M. Douglas McIlroy. 1993. Engineering a sort function. Software- Practice and Experience 23, 11 (Nov. 1993), 1249--1265. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Shekhar Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6 (Nov.-Dec. 2005), 10--16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Doug Burger and Todd M. Austin. 1997. The simplescalar tool set, version 2.0. SIGARCH Computer Architecture News 25, 3 (June 1997), 13--25. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Michael Butler and Yale Patt. 1992. An investigation of the performance of various dynamic scheduling techniques. In Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO’25). 1--9. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Chang-Burm Cho, Wangyuan Zhang, and Tao Li. 2007. Informed microarchitecture design space exploration using workload dynamics. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. 274--285. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Thomas H. Cormen, Clifford Stein, Ronald L. Rivest, and Charles E. Leiserson. 2001. Introduction to Algorithms (2nd ed.). McGraw-Hill Higher Education. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Melina Demertzi, Murali Annavaram, and Mary Hall. 2012. Analyzing the effects of compiler optimizations on application reliability. In Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC’12). 184--193. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Lide Duan, Bin Li, and Lu Peng. 2009. Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 129--140.Google ScholarGoogle Scholar
  10. Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, and James E. Smith. 2009. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems 27, 2, Article 3 (May 2009), 37 pages. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Stijn Eyerman, James E. Smith, and Lieven Eeckhout. 2006. Characterizing the branch misprediction penalty. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2006. 48--58.Google ScholarGoogle ScholarCross RefCross Ref
  12. Xin Fu, J. Poe, Tao Li, and José A. B. Fortes. 2006. Characterizing microarchitecture soft error vulnerability phase behavior. In Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems. 147--155. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Mohamed A. Gomaa and T. N. Vijaykumar. 2005. Opportunistic transient-fault detection. In Proceedings of 32nd International Symposium on Computer Architecture. 172--183. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In IEEE International Workshop on Workload Characterization, 2001 (WWC-4. 2001). 3--14. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Tejas S. Karkhanis and James E. Smith. 2004. A first-order superscalar processor model. In Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004. 338--349. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Tejas S. Karkhanis and James E. Smith. 2007. Automated design of application specific superscalar processors: an analytical approach. In Proceedings of the 34th Annual International Symposium on Computer Architecture. 402--411. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42). ACM, 469--480. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers. 2005. SoftArch: An architecture level tool for modeling and analyzing soft errors. In Proceedings of the 2005 International Conference on Dependable Systems and Networks. 496--505. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Pierre Michaud, Andre Seznec, and Stephan Jourdan. 1999. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques. 2--10. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Shubhendu S. Mukherjee, Christopher Weaver, Joel Emer, Steven K. Reinhardt, and Todd Austin. 2003. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. 29--40. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Arun Arvind Nair, Stijn Eyerman, Lieven Eeckhout, and Lizy Kurian John. 2012. A first-order mechanistic model for architectural vulnerability factor. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA’12). 273--284. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Arun Arvind Nair, Lizy Kurian John, and Lieven Eeckhout. 2010. AVF stressmark: Towards an automated methodology for bounding the worst-case vulnerability to soft errors. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’43). 125--136. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Steven K. Reinhardt and Shubhendu S. Mukherjee. 2000. Transient fault detection via simultaneous multithreading. In Proceedings of the 27th Annual International Symposium on Computer Architecture. 25--36. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Edward M. Riseman and Caxton C. Foster. 1972. The inhibition of potential parallelism by conditional jumps. In IEEE Transactions on Computers, Vol. 21. Issue 12. IEEE Computer Society, Washington, DC, 1405--1411. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Suzanne Rivoire, Mehul A. Shah, Parthasarathy Ranganathan, and Christos Kozyrakis. 2007. JouleSort: A balanced energy-efficiency benchmark. In Proceedings of the 2007 ACM SIGMOD International Conference on Management of Data (SIGMOD’07). ACM, New York, NY, 365--376. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. 2002. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems. 45--57. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. 2002. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the International Conference on Dependable Systems and Networks. 389--398. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Vilas Sridharan, David Kaeli, and Arijit Biswas. 2007. Reliability in the shadow of long-stall instructions. In Proceedings of the 3rd Workshop on System Effects of Logic Soft Errors.Google ScholarGoogle Scholar
  29. Vilas. Sridharan and David R. Kaeli. 2009. Eliminating microarchitectural dependency from Architectural Vulnerability. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 117--128.Google ScholarGoogle Scholar
  30. Vilas Sridharan and David R. Kaeli. 2010. Using hardware vulnerability factors to enhance AVF analysis. In Proceedings of the 37th Annual International Symposium on Computer Architecture. 461--472. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Kristen R. Walcott, Greg Humphreys, and Sudhanva Gurumurthi. 2007. Dynamic prediction of architectural vulnerability from microarchitectural state. In Proceedings of the 34th Annual International Symposium on Computer Architecture. 516--527. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. Nicholas J. Wang, Justin Quek, Todd M. Rafacz, and Sanjay J. Patel. 2004. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proceedings of the 2004 International Conference on Dependable Systems and Networks. 61--70. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. Christopher Weaver, Joel Emer, Shubhendu S. Mukherjee, and Steven K. Reinhardt. 2004. Techniques to reduce the soft error rate of a high-performance microprocessor. In Proceedings of the 31st Annual International Symposium on Computer Architecture. 264--275. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Mechanistic Modeling of Architectural Vulnerability Factor

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!