Abstract
Architects and developers use virtual prototypes of computer systems to receive early feedback on hardware design decisions as well as to develop and debug system software. This is facilitated by the comprehensive inspection capabilities virtual prototypes offer. For virtual prototypes, execution speed is crucial to support the users' productivity. Parallel simulation techniques are employed to offset the speed impact of the increasing number of cores that need to be simulated in virtual prototypes of parallel and embedded systems.
SystemC is the de facto industry standard library for virtual platform modeling. Since currently no parallel SystemC library is commonly available, typical SystemC models are coded for execution in sequential simulation environments. Simply putting such models into parallel simulators may lead to thread-safety issues and may additionally cause nondeterministic simulator behavior.
This article proposes a methodology to support simulation creators to face the challenge of integrating such legacy models into parallel SystemC environments. The feasibility of the proposed method is evaluated by parallelizing the latest instance of the EU FP7 project EURETILE embedded platform simulator. Using legaSCi, on four host processor cores a speedup of 2.13× is demonstrated, without having to change the individual models of the simulator.
- Accellera Systems Initiative. 2013. OSCI SystemC 2.2. http://www.accellera.org.Google Scholar
- Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Davide Rossetti, Francesco Simula, Laura Tosoratto, and Piero Vicini. 2012. APEnet+: A 3D torus network optimized for GPU-based HPC systems. J. Phys. Conf. Ser. 396, 4.Google Scholar
Cross Ref
- K. Mani Chandy and Jayadev Misra. 1979. Distributed simulation: A case study in design and verification of distributed programs. IEEE Trans. Softw. Engin. SE-5, 5, 440--452. Google Scholar
Digital Library
- Weiwei Chen, Xu Han, and Rainer Domer. 2012. Out-of-order parallel simulation for ESL design. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'12). 141--146. Google Scholar
Digital Library
- Xavier Guerin and Frederic Petrot. 2009. A system framework for the design of embedded software targeting heterogeneous multi-core SoCs. In Proceedings of the 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'09). 153--160. Google Scholar
Digital Library
- Peter S. Magnusson, Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav Hållberg, Johan Högberg, Frederik Larsson, Andreas Moestedt, and Bengt Werner. 2002. Simics: A full system simulation platform. Comput. 35, 2, 50--58. Google Scholar
Digital Library
- Robert H. B. Netzer and Barton P. Miller. 1992. What are race conditions? Some issues and formalizations. ACM Lett. Program. Lang. Syst. 1, 1, 74--88. Google Scholar
Digital Library
- David Nicol and Philip Heidelberger. 1996. Parallel execution for serial simulators. ACM Trans. Model. Comput. Simul. 6, 3, 210--242. Google Scholar
Digital Library
- Open SystemC Initiative. 2006. IEEE standard SystemC language reference manual. DOI: http://dx.doi.org/10.1109/IEEESTD.2006.99475Google Scholar
- Open SystemC Initiative. 2009. OSCI TLM-2.0 language reference manual. http://www.accellera.org/downloads/standards/systemc.Google Scholar
- Pier Stanislao Paolucci, Iuliana Bacivarov, Gert Goossens, Rainer Leupers, Frederic Rousseau, Christoph Schumacher, Lothar Thiele, and Piero Vicini. 2013. EURETILE 2010-2012 Summary: First Three Years of Activity of the European Reference Tiled Experiment. Pier Stanislao Paolucci, Rome.Google Scholar
- Christoph Roth, Oliver Sander, Matthias Kühnle, and Jürgen Becker. 2011. HLA-based simulation environment for distributed SystemC simulation. In Proceedings of the 4th International ICST Conference on Simulation Tools and Techniques (SIMUTools'11). 108--114. Google Scholar
Digital Library
- Christoph Schumacher, Rainer Leupers, Dietmar Petras, and Andreas Hoffmann. 2010. parSC: Synchronous parallel SystemC simulation on multi-core host architectures. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS'10). ACM Press, New York, 241--246. Google Scholar
Digital Library
- Christoph Schumacher, Jan Henrik Weinstock, Rainer Leupers, and Gerd Ascheid. 2012a. Cause and effect of nondeterministic behavior in sequential and parallel SystemC simulators. In Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT'12).Google Scholar
Cross Ref
- Christoph Schumacher, Jan Henrik Weinstock, Rainer Leupers, and Gerd Ascheid. 2012b. SCandal: SystemC analysis for nondeterminism anomalies. In Proceedings of the Forum on Specification and Design Languages (FDL'12). 112--119.Google Scholar
- Christoph Schumacher, Jan Henrik Weinstock, Rainer Leupers, Gerd Ascheid, Laura Tosoratto, Alessandro Lonardo, Dietmar Petras, and Thorsten Grötker. 2013. legaSCi: Legacy SystemC model integration into parallel simulators. In Proceedings of the 1st Workshop on Virtual Prototyping of Parallel and Embedded Systems (ViPES'13). Google Scholar
Digital Library
- Rohit Sinha, Aayush Prakash, and Hiren D. Patel. 2012. Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs. In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC'12). 455--460.Google Scholar
- Synopsys. 2012. Synopsys processor designer. http://www.synopsys.com/Systems/BlockDesign/ProcessorDev/Pages/default.aspx.Google Scholar
- Synopsys. 2013. SCML source code kits. http://www.synopsys.com/cgi-bin/slcw/kits/reg.cgi.Google Scholar
- Pascal T. Wolkotte, Philip K. F. Hölzenspies, and Gerard J. M. Smit. 2007. Using an FPGA for fast bit accurate SoC simulation. In Proceedings of the IEEE Parallel and Distributed Processing Symposium (IPDPS'07).Google Scholar
Index Terms
legaSCi: Legacy SystemC Model Integration into Parallel Simulators
Recommendations
Parallel simulation of SystemC TLM 2.0 compliant MPSoC on SMP workstations
DATE '10: Proceedings of the Conference on Design, Automation and Test in EuropeThe simulation speed is a key issue in virtual prototyping of Multi-Processors System on Chip (MPSoCs). The SystemC TLM2.0 (Transaction Level Modeling) approach accelerates the simulation by using Interface Method Calls (IMC) to implement the ...
legaSCi: Legacy SystemC Model Integration into Parallel Systemc Simulators
IPDPSW '13: Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops and PhD ForumVirtual prototyping of parallel and embedded systems increases insight into existing computer systems. It further allows to explore properties of new systems already during their specification phase. Virtual prototypes of such systems benefit from ...
Parallel simulation of message routing networks
PDP '95: Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed ProcessingAn implementation of a conservative parallel simulator with deadlock avoidance is presented. Its performance when working with a realistic model of a message routing network is evaluated and contrasted against a sequential simulator. Different factors ...






Comments