Abstract
This article examines a hardware multithreaded microprocessor and discusses the impact such an architecture has on existing software energy modeling techniques. A framework is constructed for analyzing the energy behavior of the XMOS XS1-L multithreaded processor and a variation on existing software energy models is proposed, based on analysis of collected energy data. It is shown that by combining execution statistics with sufficient data on the processor’s thread activity and instruction execution costs, a multithreaded software energy model used with Instruction Set Simulation can yield an average error margin of less than 7%.
- Todd Austin. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer 35, 2, 59--67. Google Scholar
Digital Library
- Daniel Bovet and Marco Cesati. 2005. Understanding The Linux Kernel. Oreilly & Associates Inc., Sebastopol, CA. Google Scholar
Digital Library
- David Brooks, Vivek Tiwari, and Margaret Martonosi. 2000. Wattch: A framework for architectural-level power analysis and optimizations. ACM SIGARCH Computer Architecture News 28, 2, 83--94. Google Scholar
Digital Library
- David R. Butenhof. 1997. Programming with POSIX threads. Addison-Wesley Professional, New York, NY. Google Scholar
Digital Library
- Gilberto Contreras and Margaret Martonosi. 2005. Power prediction for Intel XScale processors using performance monitoring unit events. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design (ISLPED’05). IEEE, 221--226. Google Scholar
Digital Library
- Rodrigo Fonseca, Prabal Dutta, Philip Levis, and Ion Stoica. 2008. Quanto: Tracking energy in networked embedded systems. In Proceedings of the 8th USENIX Symposium of Operating Systems Design and Implementation (OSDI’08). 323--328. Google Scholar
Digital Library
- Mostafa E. a. Ibrahim, Markus Rupp, and Hossam a. H. Fahmy. 2008. Power estimation methodology for VLIW digital signal processors. In Proceedings of the 2008 42nd Asilomar Conference on Signals, Systems and Computers. IEEE, 1840--1844.Google Scholar
Cross Ref
- Intel Corporation. 2003. Intel Hyper-Threading Technology Technical User’s Guide.Google Scholar
- Poonacha Kongetira, Kathirgamar Aingaran, and Kunle Olukotun. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 2, 21--29. Google Scholar
Digital Library
- Sheayun Lee, Andreas Ermedahl, and Sang Lyul Min. 2001. An accurate instruction-level energy consumption model for embedded RISC processors. ACM SIGPLAN Notices 36, 8, 1--10. Google Scholar
Digital Library
- Umer Liqat, Steven Kerrison, Serrano Alejandro, Kyriakos Giorgiou, Pedro Lopez-Garcia, Neville Grech, Manuel V. Hermenegildo, and Kerstin Eder. 2013. Energy consumption analysis of programs based on XMOS ISA-level models. In 23rd International Symposium on Logic-Based Program Synthesis and Transformation (LOPSTR’13). 72--90.Google Scholar
- David May. 2009. XMOS XS1 Instruction Set Architecture.Google Scholar
- David May, Ali Dixon, Ayewin Oung, Henk Muller, and Mark Lippett. 2008. XS1-L System Specification.Google Scholar
- Microsoft Corporation. 2012. About Processes and Threads (Windows). (2012). Retrieved March 22, 2015 from http://msdn.microsoft.com/en-us/library/windows/desktop/ms681917(v=vs.85).aspx.Google Scholar
- Jose Nunez-Yanez and Geza Lore. 2013. Enabling accurate modeling of power and energy consumption in an ARM-based system-on-chip. Microprocessors and Microsystems 37, 3, 319--332.Google Scholar
Cross Ref
- Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, and Miodrag Potkonjak. 2000. Function-level power estimation methodology for microprocessors. In Proceedings of the 37th Conference on Design Automation (DAC’00), 810--813. Google Scholar
Digital Library
- Kaushik Roy and Mark C. Johnson. 1997. Software design for low power. In Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Dordrecht, The Netherlands, Chapter 6, 433--460. Google Scholar
Digital Library
- Jeffry T. Russell and Margarida F. Jacome. 1998. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273). IEEE Computer Society, 328--333. Google Scholar
Digital Library
- Mariagiovanna Sami, Donatella. Sciuto, Cristina Silvano, and Vittorio Zaccaria. 2002. An instruction-level energy model for embedded VLIW architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 9, 998--1010. Google Scholar
Digital Library
- Yakun Sophia Shao and David Brooks. 2013. Energy characterization and instruction-level energy model of Intel’s Xeon Phi processor. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’13). IEEE, 389--394. Google Scholar
Digital Library
- Sim-Panalyzer. 2004. Sim-Panalyzer 2.0 Reference Manual.Google Scholar
- Stefan Steinke, Markus Knauer, Lars Wehmeyer, and Peter Marwedel. 2001. An accurate and fine grain instruction-level energy model supporting software optimizations. In Proceedings of the International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS’01).Google Scholar
- Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994a. Compilation techniques for low energy: An overview. In Proceedings of the IEEE Symposium on Low Power Electronics, 1994. Digest of Technical Papers. IEEE, 38--39.Google Scholar
Cross Ref
- Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994b. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2, 4, 437--445. Google Scholar
Digital Library
- Vivek Tiwari, Sharad Malik, Andrew Wolfe, and Mike Tien-Chien Lee. 1996. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing Systems for Signal,Image, and Video Technology 13, 2--3, 223--238.Google Scholar
Cross Ref
- Reinhold P. Weicker. 1984. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM 27, 10, 1013--1030. Google Scholar
Digital Library
- Terry A. Welch. 1984. A technique for high-performance data compression. Computer 17, 6, 8--19. Google Scholar
Digital Library
Index Terms
Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor
Recommendations
Chip multithreaded consistency model
Multithreaded technique is the developing trend of high performance processor. Memory consistency model is essential to the correctness, performance and complexity of multithreaded processor. The chip multithreaded consistency model adapting to ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors
Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Power-sensitive multithreaded architecture
ICCD '12: Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012)The power consumption of microprocessors is becoming increasingly important in design decisions, not only in mobile processors, but also now in high-performance processors. Power-conscious design must therefore go beyond technology and low-level design, ...






Comments