skip to main content
research-article

Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor

Published:30 April 2015Publication History
Skip Abstract Section

Abstract

This article examines a hardware multithreaded microprocessor and discusses the impact such an architecture has on existing software energy modeling techniques. A framework is constructed for analyzing the energy behavior of the XMOS XS1-L multithreaded processor and a variation on existing software energy models is proposed, based on analysis of collected energy data. It is shown that by combining execution statistics with sufficient data on the processor’s thread activity and instruction execution costs, a multithreaded software energy model used with Instruction Set Simulation can yield an average error margin of less than 7%.

References

  1. Todd Austin. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer 35, 2, 59--67. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Daniel Bovet and Marco Cesati. 2005. Understanding The Linux Kernel. Oreilly & Associates Inc., Sebastopol, CA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. David Brooks, Vivek Tiwari, and Margaret Martonosi. 2000. Wattch: A framework for architectural-level power analysis and optimizations. ACM SIGARCH Computer Architecture News 28, 2, 83--94. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. David R. Butenhof. 1997. Programming with POSIX threads. Addison-Wesley Professional, New York, NY. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Gilberto Contreras and Margaret Martonosi. 2005. Power prediction for Intel XScale processors using performance monitoring unit events. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design (ISLPED’05). IEEE, 221--226. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Rodrigo Fonseca, Prabal Dutta, Philip Levis, and Ion Stoica. 2008. Quanto: Tracking energy in networked embedded systems. In Proceedings of the 8th USENIX Symposium of Operating Systems Design and Implementation (OSDI’08). 323--328. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Mostafa E. a. Ibrahim, Markus Rupp, and Hossam a. H. Fahmy. 2008. Power estimation methodology for VLIW digital signal processors. In Proceedings of the 2008 42nd Asilomar Conference on Signals, Systems and Computers. IEEE, 1840--1844.Google ScholarGoogle ScholarCross RefCross Ref
  8. Intel Corporation. 2003. Intel Hyper-Threading Technology Technical User’s Guide.Google ScholarGoogle Scholar
  9. Poonacha Kongetira, Kathirgamar Aingaran, and Kunle Olukotun. 2005. Niagara: A 32-way multithreaded sparc processor. IEEE Micro 25, 2, 21--29. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Sheayun Lee, Andreas Ermedahl, and Sang Lyul Min. 2001. An accurate instruction-level energy consumption model for embedded RISC processors. ACM SIGPLAN Notices 36, 8, 1--10. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Umer Liqat, Steven Kerrison, Serrano Alejandro, Kyriakos Giorgiou, Pedro Lopez-Garcia, Neville Grech, Manuel V. Hermenegildo, and Kerstin Eder. 2013. Energy consumption analysis of programs based on XMOS ISA-level models. In 23rd International Symposium on Logic-Based Program Synthesis and Transformation (LOPSTR’13). 72--90.Google ScholarGoogle Scholar
  12. David May. 2009. XMOS XS1 Instruction Set Architecture.Google ScholarGoogle Scholar
  13. David May, Ali Dixon, Ayewin Oung, Henk Muller, and Mark Lippett. 2008. XS1-L System Specification.Google ScholarGoogle Scholar
  14. Microsoft Corporation. 2012. About Processes and Threads (Windows). (2012). Retrieved March 22, 2015 from http://msdn.microsoft.com/en-us/library/windows/desktop/ms681917(v=vs.85).aspx.Google ScholarGoogle Scholar
  15. Jose Nunez-Yanez and Geza Lore. 2013. Enabling accurate modeling of power and energy consumption in an ARM-based system-on-chip. Microprocessors and Microsystems 37, 3, 319--332.Google ScholarGoogle ScholarCross RefCross Ref
  16. Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, and Miodrag Potkonjak. 2000. Function-level power estimation methodology for microprocessors. In Proceedings of the 37th Conference on Design Automation (DAC’00), 810--813. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Kaushik Roy and Mark C. Johnson. 1997. Software design for low power. In Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Dordrecht, The Netherlands, Chapter 6, 433--460. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Jeffry T. Russell and Margarida F. Jacome. 1998. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273). IEEE Computer Society, 328--333. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Mariagiovanna Sami, Donatella. Sciuto, Cristina Silvano, and Vittorio Zaccaria. 2002. An instruction-level energy model for embedded VLIW architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 9, 998--1010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Yakun Sophia Shao and David Brooks. 2013. Energy characterization and instruction-level energy model of Intel’s Xeon Phi processor. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’13). IEEE, 389--394. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Sim-Panalyzer. 2004. Sim-Panalyzer 2.0 Reference Manual.Google ScholarGoogle Scholar
  22. Stefan Steinke, Markus Knauer, Lars Wehmeyer, and Peter Marwedel. 2001. An accurate and fine grain instruction-level energy model supporting software optimizations. In Proceedings of the International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS’01).Google ScholarGoogle Scholar
  23. Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994a. Compilation techniques for low energy: An overview. In Proceedings of the IEEE Symposium on Low Power Electronics, 1994. Digest of Technical Papers. IEEE, 38--39.Google ScholarGoogle ScholarCross RefCross Ref
  24. Vivek Tiwari, Sharad Malik, and Andrew Wolfe. 1994b. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2, 4, 437--445. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Vivek Tiwari, Sharad Malik, Andrew Wolfe, and Mike Tien-Chien Lee. 1996. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing Systems for Signal,Image, and Video Technology 13, 2--3, 223--238.Google ScholarGoogle ScholarCross RefCross Ref
  26. Reinhold P. Weicker. 1984. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM 27, 10, 1013--1030. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Terry A. Welch. 1984. A technique for high-performance data compression. Computer 17, 6, 8--19. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor

              Recommendations

              Comments

              Login options

              Check if you have access through your login credentials or your institution to get full access on this article.

              Sign in

              Full Access

              PDF Format

              View or Download as a PDF file.

              PDF

              eReader

              View online with eReader.

              eReader
              About Cookies On This Site

              We use cookies to ensure that we give you the best experience on our website.

              Learn more

              Got it!