Abstract
Field-programmable gate arrays (FPGAs) can be considered to be the most popular and successful platform for evolvable hardware. They allow one to establish and later reconfigure candidate solutions. Recent work in the field of evolvable hardware includes the use of virtual and native reconfigurations. Virtual reconfiguration is based on the change of functionality by hardware components implemented on top of FPGA resources. Native reconfiguration changes the FPGA resources directly by means provided by the FPGA manufacturer. Both of these approaches have their disadvantages. The virtual reconfiguration is characterized by lower maximal operational frequency of the resulting solutions, and the native reconfiguration is slower. In this work, a hybrid approach is used merging the advantages while limiting the disadvantages of the virtual and native reconfigurations. The main contribution is the new low-level architecture for evolvable hardware in the new Zynq-7000 all-programmable system-on-chip. The proposed architecture offers high flexibility in comparison with other evolvable hardware systems by considering direct modification of the reconfigurable resources. The impact of the higher reconfiguration time of the native approach is limited by the dense placement of the proposed reconfigurable processing elements. These processing elements also ensure fast evaluation of candidate solutions. The proposed architecture is evaluated by evolutionary design of switching image filters and edge detectors. The experimental results demonstrate advantages over the previous approaches considering the time required for evolution, area overhead, and flexibility.
- Davide B. Bartolini, Matteo Carminati, Fabio Cancare, Marco D. Santambrogio, and Donatella Sciuto. 2013. HERA project’s holistic evolutionary framework. In Proceedings of the 2013 IEEE 27th International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW’’13). 231--238. DOI:http://dx.doi.org/10.1109/IPDPSW.2013.110 Google Scholar
Digital Library
- Fabio Cancare, Davide B. Bartolini, Matteo Carminati, Donatella Sciuto, and Marco D. Santambrogio. 2012. On the evolution of hardware circuits via reconfigurable architectures. ACM Transactions on Reconfigurable Technology Systems 5, 4, Article 22 (Dec. 2012), 22 pages. DOI:http://dx.doi.org/10.1145/2392616.2392620 Google Scholar
Digital Library
- Fabio Cancare, Marco D. Santambrogio, and Donatella Sciuto. 2010. A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS’10). 853--856. DOI:http://dx.doi.org/10.1109/ISCAS.2010.5537429Google Scholar
Cross Ref
- Roland Dobai and Lukas Sekanina. 2013a. Image filter evolution on the Xilinx Zynq platform. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’13). IEEE Circuits and Systems Society, 164--171. DOI:http://dx.doi.org/10.1109/AHS.2013.6604241Google Scholar
Cross Ref
- Roland Dobai and Lukas Sekanina. 2013b. Towards evolvable systems based on the Xilinx Zynq platform. In Proceedings of the 2013 IEEE International Conference on Evolvable Systems (ICES’13). IEEE Computational Intelligence Society, 89--95. DOI:http://dx.doi.org/10.1109/ICES.2013.6613287Google Scholar
Cross Ref
- Kyrre Glette, Jim Torresen, and Mats Hovin. 2009. Intermediate level FPGA reconfiguration for an online EHW pattern recognition system. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS’09). IEEE Computer Society, 19--26. DOI:http://dx.doi.org/10.1109/AHS.2009.46 Google Scholar
Digital Library
- Garrison Greenwood and Andrew M. Tyrrell. 2006. Introduction to Evolvable Hardware: A Practical Guide for Designing Self-Adaptive Systems. Wiley-IEEE Press, Piscataway, New Jersey. Google Scholar
Digital Library
- Pauline C. Haddow and Andy M. Tyrrell. 2011. Challenges of evolvable hardware: Past, present and the path to a promising future. Genetic Programming and Evolvable Machines 12, 3 (2011), 183--215. DOI:http://dx.doi.org/10.1007/s10710-011-9141-6 Google Scholar
Digital Library
- Isamu Kajitani, Masaya Iwata, and Tetsuya Higuchi. 2006. A GA hardware engine and its applications. In Evolvable Hardware, Tetsuya Higuchi, Yong Liu, and Xin Yao (Eds.). Springer US, 41--63. DOI:http://dx.doi.org/10.1007/0-387-31238-2_3Google Scholar
- Yoshihiro Ichinomiya, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, and Toshinori Sueyoshi. 2012. A bitstream relocation technique to improve flexibility of partial reconfiguration. In Algorithms and Architectures for Parallel Processing (Lecture Notes in Computer Science), Vol. 7439. Springer, Berlin, 139--152. DOI:http://dx.doi.org/10.1007/978-3-642-33078-0_11 Google Scholar
Digital Library
- Julian F. Miller. 2011. Cartesian Genetic Programming. Springer, Berlin. DOI:http://dx.doi.org/10.1007/978-3-642-17310-3Google Scholar
- Andres Otero, Angel Morales-Cas, Jorge Portilla, Eduardo de la Torre, and Teresa Riesgo. 2010. A modular peripheral to support self-reconfiguration in SoCs. In 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. 88--95. DOI:http://dx.doi.org/10.1109/DSD.2010.100 Google Scholar
Digital Library
- Lukas Sekanina. 2012. Evolvable hardware. In Handbook of Natural Computing, Grzegorz Rozenberg, Thomas Back, and Joost N. Kok (Eds.). Springer, Berlin, 1657--1705. DOI:http://dx.doi.org/10.1007/978-3-540-92910-9Google Scholar
- Ruben Salvador, Andres Otero, Javier Mora, Eduardo de la Torre, Teresa Riesgo, and Lukas Sekanina. 2011. Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support. In Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems. 184--191. DOI:http://dx.doi.org/10.1109/AHS.2011.5963934Google Scholar
- Ruben Salvador, Andres Otero, Javier Mora, Eduardo de la Torre, Teresa Riesgo, and Lukas Sekanina. 2012. Implementation techniques for evolvable HW systems: Virtual VS dynamic reconfiguration. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 547--550. DOI:http://dx.doi.org/10.1109/FPL.2012.6339376Google Scholar
- Ruben Salvador, Andres Otero, Javier Mora, Eduardo de la Torre, Lukas Sekanina, and Teresa Riesgo. 2011. Fault tolerance analysis and self-healing strategy of autonomous, evolvable hardware systems. In Proceedings of the 2011 International Conference on ReConFigurable Computing and FPGAs. 164--169. DOI:http://dx.doi.org/10.1109/ReConFig.2011.37 Google Scholar
Digital Library
- Lukas Sekanina. 2003. Virtual reconfigurable circuits for real-world applications of evolvable hardware. In Evolvable Systems: From Biology to Hardware (Lecture Notes in Computer Science), Vol. 2606. Springer, Berlin, 186--197. DOI:http://dx.doi.org/10.1007/3-540-36553-2_17 Google Scholar
Digital Library
- Andres Upegui and Eduardo Sanchez. 2005. Evolving hardware by dynamically reconfiguring Xilinx FPGAs. In Evolvable Systems: From Biology to Hardware (Lecture Notes in Computer Science), Vol. 3637. Springer, Berlin, 56--65. DOI:http://dx.doi.org/10.1007/11549703_6 Google Scholar
Digital Library
- Zdenek Vasicek, Michal Bidlo, Lukas Sekanina, and Kyrre Glette. 2011. Evolutionary design of efficient and robust switching image filters. In Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems. 192--199. DOI:http://dx.doi.org/10.1109/AHS.2011.5963935Google Scholar
Cross Ref
- Zdenek Vasicek and Lukas Sekanina. 2010. Hardware accelerator of cartesian genetic programming with multiple fitness units. Computing and Informatics 29, 6 (2010), 1359--1371.Google Scholar
- Xilinx. 2007. Difference-Based Partial Reconfiguration XAPP290 (v2.0).Google Scholar
- Xilinx. 2012. Partial Reconfiguration User Guide UG702 (v14.4).Google Scholar
- Xilinx. 2013a. Constraints Guide UG625 (v14.5).Google Scholar
- Xilinx. 2013b. Zynq-7000 All Programmable SoC Overview DS190 (v1.3).Google Scholar
Index Terms
Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware
Recommendations
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems
ISMVL '00: Proceedings of the 30th IEEE International Symposium on Multiple-Valued LogicEvolvable Hardware (EHW) refers to HW design and self-reconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, comments on selected applications, and presents a perspective on the development of ...
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
Complete hardware evolution based SoPC for evolvable hardware
First CHE for EH based on the CGP model, and hence, the complete algorithm, including the required memory is realized on the CLB logic of a single FPGA.No other hard/soft resource (microcontroller or Power PC) usage for the implementation.Memory ...






Comments