skip to main content
research-article

Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory

Published:14 March 2015Publication History
Skip Abstract Section

Abstract

Because of hardware TM limitations, software fallbacks are the only way to make TM algorithms guarantee progress. Nevertheless, all known software fallbacks to date, from simple locks to sophisticated versions of the NOrec Hybrid TM algorithm, have either limited scalability or weakened semantics. We propose a novel reduced-hardware (RH) version of the NOrec HyTM algorithm. Instead of an all-software slow path, in our RH NOrec the slow-path is a "mix" of hardware and software: one short hardware transaction executes a maximal amount of initial reads in the hardware, and the second executes all of the writes. This novel combination of the RH approach and the NOrec algorithm delivers the first Hybrid TM that scales while fully preserving the hardware's original semantics of opacity and privatization.

Our GCC implementation of RH NOrec is promising in that it shows improved performance relative to all prior methods, at the concurrency levels we could test today.

References

  1. A. Adl-Tabatabai, T. Shpeisman, and J. Gottschlich. Draft specification of transactional language constructs for c++, 2012. URL https://sites.google.com/site/tmforcplusplus.Google ScholarGoogle Scholar
  2. D. Alistarh, P. Eugster, M. Herlihy, A. Matveev, and N. Shavit. Stacktrack: an automated transactional approach to concurrent memory reclamation. In D. C. A. Bulterman, H. Bos, A. I. T. Rowstron, and P. Druschel, editors, EuroSys, page 25. ACM, 2014. ISBN 978-1-4503-2704-6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. H. W. Cain, M. M. Michael, B. Frey, C. May, D. Williams, and H. Le. Robust architectural support for transactional memory in the power architecture. In ISCA, pages 225--236, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. I. Calciu, J. Gottschlich, T. Shpeisman, G. Pokam, and M. Herlihy. Invyswell: a hybrid transactional memory for haswell's restricted transactional memory. In J. N. Amaral and J. Torrellas, editors, International Conference on Parallel Architectures and Compilation, PACT '14, Edmonton, AB, Canada, August 24-27, 2014, pages 187--200. ACM, 2014. ISBN 978-1-4503-2809-8. . URL http://doi.acm.org/10.1145/2628071.2628086. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. D. Christie, J.-W. Chung, S. Diestelhorst, M. Hohmuth, M. Pohlack, C. Fetzer, M. Nowack, T. Riegel, P. Felber, P. Marlier, and E. Riviere. Evaluation of amd's advanced synchronization facility within a complete transactional memory stack. In Proceedings of the 5th European conference on Computer systems, pages 27--40, New York, NY, USA, 2010. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. L. Dalessandro, M. F. Spear, and M. L. Scott. Norec: streamlining stm by abolishing ownership records. In Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '10, pages 67--78, New York, NY, USA, 2010. ACM. ISBN 978-1-60558-877-3. . URL http://doi.acm.org/10.1145/1693453.1693464. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. L. Dalessandro, F. Carouge, S. White, Y. Lev, M. Moir, M. L. Scott, and M. F. Spear. Hybrid norec: a case study in the effectiveness of best effort hardware transactional memory. SIGPLAN Not., 46(3):39--52, Mar. 2011. ISSN 0362-1340. URL http://doi.acm.org/10.1145/1961296.1950373. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. P. Damron, A. Fedorova, Y. Lev, V. Luchangco, M. Moir, and D. Nussbaum. Hybrid transactional memory. SIGPLAN Not., 41(11):336--346, Oct. 2006. ISSN 0362-1340. . URL http://doi.acm.org/10.1145/1168918.1168900. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. D. Dice, O. Shalev, and N. Shavit. Transactional locking II. In Proc. of the 20th International Symposium on Distributed Computing (DISC 2006), pages 194--208, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. D. Dice, T. L. Harris, A. Kogan, Y. Lev, and M. Moir. Hardware extensions to make lazy subscription safe. CoRR, abs/1407.6968, 2014.Google ScholarGoogle Scholar
  11. N. Diegues and P. Romano. Self-tuning intel transactional synchronization extensions. In 11th International Conference on Autonomic Computing (ICAC 14), pages 209--219, Philadelphia, PA, June 2014. USENIX Association. ISBN 978-1-931971-11-9.Google ScholarGoogle Scholar
  12. google-perftools. Tcmalloc : Thread-caching malloc, 2014. URL http://goog-perftools.sourceforge.net/doc/tcmalloc.html.Google ScholarGoogle Scholar
  13. R. Guerraoui and M. Kapalka. On the correctness of transactional memory. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, pages 175--184, New York, NY, USA, 2008. ACM. ISBN 978-1-59593-795-7. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Intel. Transactional synchronization in haswell, 2012. URL https://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell.Google ScholarGoogle Scholar
  15. S. Kumar, M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid transactional memory. In Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, PPoPP '06, pages 209--220, New York, NY, USA, 2006. ACM. ISBN 1-59593-189-9. . URL http://doi.acm.org/10.1145/1122971.1123003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Y. Lev, M. Moir, and D. Nussbaum. Phtm: Phased transactional memory. In In Workshop on Transactional Computing (Transact), 2007. research.sun.com/scalable/pubs/TRANSACT2007PhTM.pdf, 2007.Google ScholarGoogle Scholar
  17. V. Marathe, M. Spear, and M. Scott. Scalable techniques for transparent privatization in software transactional memory. Parallel Processing, International Conference on, 0:67--74, 2008. ISSN 0190-3918. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. A. Matveev and N.Shavit. Reduced hardware transactions: a new approach to hybrid transactional memory. In SPAA, pages 11--22, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. T. Riegel, P. Marlier, M. Nowack, P. Felber, and C. Fetzer. Optimizing hybrid transactional memory: the importance of nonspeculative operations. In Proceedings of the 23rd ACM symposium on Parallelism in algorithms and architectures, SPAA '11, pages 53--64, New York, NY, USA, 2011. ACM. ISBN 978-1-4503-0743-7. . URL http://doi.acm.org/10.1145/1989493.1989501. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. W. Ruan, Y. Liu, and M. Spear. Stamp need not be considered harmful. In TRANSACT 2014 Workshop, Salt Lake City, Utah, USA, 2014.Google ScholarGoogle Scholar
  21. R. M. Yoo, C. J. Hughes, K. Lai, and R. Rajwar. Performance evaluation of intel transactional synchronization extensions for high-performance computing. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, SC '13, pages 19:1--19:11, New York, NY, USA, 2013. ACM. ISBN 978-1-4503-2378-9. URL http://doi.acm.org/10.1145/2503210.2503232. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM SIGPLAN Notices
          ACM SIGPLAN Notices  Volume 50, Issue 4
          ASPLOS '15
          April 2015
          676 pages
          ISSN:0362-1340
          EISSN:1558-1160
          DOI:10.1145/2775054
          • Editor:
          • Andy Gill
          Issue’s Table of Contents
          • cover image ACM Conferences
            ASPLOS '15: Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems
            March 2015
            720 pages
            ISBN:9781450328357
            DOI:10.1145/2694344

          Copyright © 2015 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 14 March 2015

          Check for updates

          Qualifiers

          • research-article

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!