skip to main content
research-article

ARC 2014 Over-Clocking KLT Designs on FPGAs under Process, Voltage, and Temperature Variation

Published:04 November 2015Publication History
Skip Abstract Section

Abstract

Karhunen-Loeve Transformation is a widely used algorithm in signal processing that often implemented with high-throughput requisites. This work presents a novel methodology to optimise KLT designs on FPGAs that outperform typical design methodologies, through a prior characterisation of the arithmetic units in the datapath of the circuit under various operating conditions. Limited by the ever-increasing process variation, the delay models available in synthesis tools are no longer suitable for extreme performance optimisation of designs, and as they are generic, they need to consider the worst-case performance for a given fabrication process. Hence, they heavily penalise the maximum possible achieved performance of a design by leaving safety margin. This work presents a novel unified optimisation framework which contemplates a prior characterisation of the embedded multipliers on the target FPGA device under process, voltage, and temperature variation. The proposed framework allows a design space exploration leading to designs without any latency overheads that achieve high throughput while producing less errors than typical methodologies, operating with the same throughput. Experimental results demonstrate that the proposed methodology outperforms the typical implementation in three real-life design strategies: high performance, low power, and temperature variation; and it produced circuit designs that performed up to 18dB better when over-clocked.

References

  1. Aim & Thurlby Thandar Instruments. 2013. The New PL-P Series - Advanced Bus Programmable DC Power Supplies. Retrieved from http://www.tti-test.com/products-tti/pdf-brochure/psu-npl-series-8p.pdf.Google ScholarGoogle Scholar
  2. Altera. 2012. Cyclone III Device Handbook. Retrieved from http://www.altera.co.uk/literature/hb/cyc3/cyclone3_handbook.pdf.Google ScholarGoogle Scholar
  3. C.-S. Bouganis, I. Pournara, and P. Cheung. 2010. Exploration of heterogeneous FPGAs for mapping linear projection designs. 18, 3 (2010), 436--449. DOI:http://dx.doi.org/10.1109/TVLSI.2009.2012510 Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. C. S. Bouganis, I. Pournara, and P. Y. K. Cheung. 2007. Efficient mapping of dimensionality reduction designs onto heterogeneous FPGAs. In Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'07). 141--150. DOI:http://dx.doi.org/10.1109/FCCM.2007.50 Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Jun-Uk Chu, Inhyuk Moon, and Mu seong Mun. 2006. A real-time EMG pattern recognition system based on linear-nonlinear feature projection for a multifunction myoelectric hand. IEEE Transactions on Biomedical Engineering 53, 11 (2006), 2232--2239. DOI:http://dx.doi.org/10.1109/TBME.2006.883695Google ScholarGoogle ScholarCross RefCross Ref
  6. S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. 44, 1 (2009), 32--48. DOI:http://dx.doi.org/10.1109/JSSC.2008.2007145Google ScholarGoogle Scholar
  7. R. P. Duarte and C. Bouganis. 2012. High-level linear projection circuit design optimization framework for FPGAs under over-clocking. In Proceedings of the 2012 22nd International Conference on Field Programmable Logic and Applications (FPL'12). 723--726. DOI:http://dx.doi.org/10.1109/FPL.2012.6339162Google ScholarGoogle Scholar
  8. Rui Policarpo Duarte and Christos-Savvas Bouganis. 2014a. Over-clocking of linear projection designs through device specific optimisations. In Proceedings of the 21st Reconfigurable Architectures Workshop (RAW'14). 9--60.Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Rui Policarpo Duarte and Christos-Savvas Bouganis. 2014b. A unified framework for over-clocking linear projections on FPGAs under PVT variation. In Proceedings of the 2014 10th International Symposium on Applied Reconfigurable Computing (ARC'14). 49--60.Google ScholarGoogle ScholarCross RefCross Ref
  10. Stuart Geman and Donald Geman. 1984. Stochastic relaxation, Gibbs distributions, and the Bayesian restoration of images. IEEE Transactions on Pattern Analysis and Machine Intelligence 6, 6 (Nov. 1984), 721--741. DOI:http://dx.doi.org/10.1109/TPAMI.1984.4767596 Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Li Ke and Rui Li. 2009. Classification of EEG signals by multi-scale filtering and PCA. In Proceedings of the International Conference on Intelligent Computing and Intelligent Systems (ICIS'09). Vol. 1. 362--366. DOI:http://dx.doi.org/10.1109/ICICISYS.2009.5357825Google ScholarGoogle Scholar
  12. Lascar Electronics. 2012. EL-USB-TC Thermocouple Data Logger with USB Interface. Retrieved from http://www.lascarelectronics.com/pdf-usb-datalogging/data-logger0158550001349356570.pdf.Google ScholarGoogle Scholar
  13. J. M. P. Nascimento and J. M. Bioucas Dias. 2005. Vertex component analysis: A fast algorithm to unmix hyperspectral data. IEEE Transactions on Geoscience and Remote Sensing 43, 4 (April 2005), 898--910. DOI:http://dx.doi.org/10.1109/TGRS.2005.844293Google ScholarGoogle Scholar
  14. H. T. Ngo, R. Gottumukkal, and V. K. Asari. 2005. A flexible and efficient hardware architecture for real-time face recognition based on eigenface. In Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI. 280--281. DOI:http://dx.doi.org/10.1109/ISVLSI.2005.5 Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Pete Sedcole and Peter Y. K. Cheung. 2008. Parametric yield modeling and simulations of FPGA circuits considering within-die delay variations. ACM Transactions on Reconfigurable Technology and Systems 1, 2, Article 10 (June 2008), 28 pages. DOI:http://dx.doi.org/10.1145/1371579.1371582 Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Terasic Technologies. 2009. Terasic DE0 Board User Manual v. 1.3. Retrieved from http://www.terasic.com.tw.Google ScholarGoogle Scholar
  17. J. S. J. Wong, P. Sedcole, and P. Y. K. Cheung. 2008. A transition probability based delay measurement method for arbitrary circuits on FPGAs. In Proceedings of the International Conference on ICECE Technology (FPT'08). 105--112. DOI:http://dx.doi.org/10.1109/FPT.2008.4762372Google ScholarGoogle ScholarCross RefCross Ref
  18. Conrad Ziesler, David Blaauw, Todd Austin, Krisztian Flautner, and Trevor Mudge. 2003. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. (2003).Google ScholarGoogle Scholar

Index Terms

  1. ARC 2014 Over-Clocking KLT Designs on FPGAs under Process, Voltage, and Temperature Variation

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM Transactions on Reconfigurable Technology and Systems
          ACM Transactions on Reconfigurable Technology and Systems  Volume 9, Issue 1
          Special Section on the 2014 International Symposium on Applied Reconfigurable Computing
          November 2015
          121 pages
          ISSN:1936-7406
          EISSN:1936-7414
          DOI:10.1145/2839314
          • Editor:
          • Steve Wilton
          Issue’s Table of Contents

          Copyright © 2015 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 4 November 2015
          • Accepted: 1 August 2015
          • Revised: 1 May 2015
          • Received: 1 June 2014
          Published in trets Volume 9, Issue 1

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Research
          • Refereed

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!