skip to main content
research-article

A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage Devices

Published:13 January 2016Publication History
Skip Abstract Section

Abstract

Current triple-level cell (TLC)-based solids-tate drives used in multimedia storage devices support multichannel access to increase capacity and throughput. Unfortunately, current state-of-the-art FTL algorithms must employ selective caching for inquiring about the address mapping information, which causes low space utilization, a large flash memory requirement, and performance degradation. In this article, the <u>Ca</u>che-<u>b</u>ased Flash Translation Layer (Cab-FTL) is proposed for TLC-based multimedia storage devices. Cab-FTL enhances the read and write performances by achieving high space utilization while reducing the size of the mapping tables to 1.68% compared to DFTL. Despite a caching of the mapping tables in DRAM, Cab-FTL achieves a fast system boot using its fast wake-up mechanism.

References

  1. Amir Ban. 1999. Flash file system optimized for page-mode flash technologies. United States Patent, no. 5,937,425.Google ScholarGoogle Scholar
  2. Li-Pin Chang. 2010. A hybrid approach to NAND-flash-based solid-state disks. IEEE Transactions on Computers 59, 10 (Oct. 2010), 1337--1349. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Yuan-Hao Chang and Tei-Wei Kuo. 2011. A management strategy for the reliability and performance improvement of MLC-based flash-memory storage systems. IEEE Transactions on Computers 60, 3 (2011), 305--320. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Micron Electronics. 2012. Technical Note: NAND Flash Performance Increase.Google ScholarGoogle Scholar
  5. Micron Electronics. 2013a. Micron DDR3 SDRAM Technical Notes. Micron technical report.Google ScholarGoogle Scholar
  6. Micron Electronics. 2013b. Micron NAND Flash Memory MT29F64G08CBAA{A/B}, MT29F128G08C{E/F}AAA, MT29F128G08CFAAB. Micron datasheet. Retrieved from http://www.micron.com/parts/nand-flash/mass-storage/mt29f128g08efaaawp.Google ScholarGoogle Scholar
  7. Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). 229--240. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Jen-Wei Hsieh, Tei-Wei Kuo, and Li-Pin Chang. 2006. Efficient identification of hot data for flash memory storage systems. ACM Transactions on Storage 2, 1 (2006), 22--40. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Jen-Wei Hsieh, Chung-Hsieh Wu, and Ge-Ming Chiu. 2012. MFTL: A design and implementation for MLC flash memory storage systems. ACM Transactions on Storage 8, 2 (May 2012), 1--29. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Yang Hu, Hong Jiang, Dan Feng, Lei Tian, Hao Luo, and Shuping Zhang. 2011. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In Proceedings of the International Conference on Supercomputing (ICS). 96--107. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Intel. 2013. Intel Labs: Intel-iscsi. Open Storage Toolkit.Google ScholarGoogle Scholar
  12. SNIA IOTTA. 2013. SNIA IOTTA Repository. Traces. Retrieved from http://iotta.snia.org.Google ScholarGoogle Scholar
  13. Seongwook Jin, Jaehong Kim, Jaegeuk Kim, Jaehyuk Huh, and Seungryoul Maeng. 2011. Sector Log: Fine-grained storage management for solid state drives. In Proceedings of the 2011 ACM Symposium on Applied Computing (SAC'11). 360--367. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Dawoon Jung, Jeong-Uk Kang, Heeseung Jo, Jin-Soo Kim, and Joonwon Lee. 2010. Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme. ACM Transaction on Embedded Computing Systems 9, 4 (March 2010), 1--41. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Jesung Kim, Jong Min Kim, Sam H. Noh, Sang Lyul Min, and Yookun Cho. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Transactions on Consumer Electronics 48, 2 (May 2002), 366--375. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Jaegeuk Kim, Jinho Seol, and Seungryoul Maeng. 2010. A buffer management issue in designing SSDs for LFSs. IEICE Transactions on Information and Systems E93-D, 6 (2010), 1644--1647.Google ScholarGoogle Scholar
  17. Jae-Hong Kim, Dawoon Jung, Jin-Soo Kim, and Jaehyuk Huh. 2009. A methodology for extracting performance parameters in solid state disks (SSDs). In 17th International Symposium on Modeling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS'09). 1--10.Google ScholarGoogle Scholar
  18. Jin Hyuk Kim, Sanghyuk Jung, and Yong Ho Song. 2008. Cost and performance analysis of nand mapping algorithms in a shared-bus multi-chip configuration. In The 3rd International Workshop on Software Support for Portable Storage (IWSSPS'08).Google ScholarGoogle Scholar
  19. Menahem Lasser and Kohav-Yair. 2003. Method For Fast Wake-up of a Flash Memory System. (2003). United States Patent, no. 6,510,488 B2.Google ScholarGoogle Scholar
  20. Sungjin Lee, Dongkun Shin, Young jin Kim, and Jihong Kim. 2008. Locality-aware sector translation for NAND flash memory-based storage systems. ACM SIGOPS Operating Systems 42, 6 (Oct. 2008), 36--42. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, and Ha-Joo Song. 2007. A log buffer based flash transition layer using fully associative sector translation. ACM Transactions on Embedded Computing Systems 6, 3 (July 2007), 1--27. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Chanik Park, Wonmoon Cheon, Jeong-Uk Kang, Kangho Roh, Wonhee Cho, and Jin-Soo Kim. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transaction on Embedded Computing Systems 7, 4 (July 2008), 1--23. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. JungWook Park, Gi-Ho Park, Charles Weems, and ShinDug Kim. 2009. Sub-grouped superblock management for high-performance flash storages. IEICE Electronics Express 6, 6 (2009), 297--303.Google ScholarGoogle ScholarCross RefCross Ref
  24. Zhiwei Qin, Yi Wang, Duo Liu, and Zili Shao. 2010. Demand-based block-level address mapping in large-scale NAND flash storage systems. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'10). 173--182. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, and Yong Guan. 2011. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems. In Design Automation Conference (DAC'11). 17--22. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Mircosoft Research. 2013. MSR Cambridge Traces. I/o traces. Retrieved from http://iotta.snia.org/traces/388.Google ScholarGoogle Scholar
  27. Mark Russinovich. 2013. Windows Sysinternals: Diskmon. (2013).Google ScholarGoogle Scholar
  28. Moonkyung Ryu, Hyojun Kim, and Umakishore Ramachandran. 2011. Impact on flash memory on video-on-demand storage: Analysis of tradeoffs. In ACM Multimedia Systems 2011 Conference (MMsys'11). 175--186. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Yeonseung Ryu. 2011. A flash translation layer for NAND flash-based multimedia storage devices. IEEE Transactions on Multimedia 13, 3 (2011), 563--572. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Gyudong Shim, Youngwoo Park, and Kyu Ho Park. 2011. A hybrid flash translation layer with adaptive merge for SSDs. ACM Transactions on Storage 6, 4 (May 2011). Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Takayuki Shinohara. 1999. Flash Memory Card with Block Memory Address Arrangement. (1999). United States Patent, no. 5,905,993.Google ScholarGoogle Scholar
  32. Florida University. 2013. FIU Traces. I/o traces. Retrieved from http://iotta.snia.org/traces/390.Google ScholarGoogle Scholar

Index Terms

  1. A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage Devices

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!