A generic and compositional framework for multicore response time analysis

ABSTRACT

In this paper, we introduce a Multicore Response Time Analysis (MRTA) framework. This framework is extensible to different multicore architectures, with various types and arrangements of local memory, and different arbitration policies for the common interconnects. We instantiate the framework for single level local data and instruction memories (cache or scratchpads), for a variety of memory bus arbitration policies, including: Round-Robin, FIFO, Fixed-Priority, Processor-Priority, and TDMA, and account for DRAM refreshes. The MRTA framework provides a general approach to timing verification for multicore systems that is parametric in the hardware configuration and so can be used at the architectural design stage to compare the guaranteed levels of performance that can be obtained with different hardware configurations. The MRTA framework decouples response time analysis from a reliance on context independent WCET values. Instead, the analysis formulates response times directly from the demands on different hardware resources.

References

1. S. Altmeyer. Analysis of Preemptively Scheduled Hard Real-time Systems. epubli GmbH, 2013.
2. S. Altmeyer, R. I. Davis, L. Indrusiak, C. Maiza, V. Nelis, and J. Reineke. A generic and compositional framework for multicore response time analysis. Technical report, Dept. Computer Science, University of York, UK, 2015 https://www.cs.york.ac.uk/ftpdir/reports/2015/YCS/499/YCS-2015-499.pdf.
3. S. Altmeyer, R. I. Davis, and C. Maiza. Cache related pre-emption aware response time analysis for fixed priority pre-emptive systems. In RTSS, pages 261--271, December 2011.
4. S. Altmeyer, R. I. Davis, and C. Maiza. Improved cache related preemption delay aware response time analysis for fixed priority preemptive systems. Real-Time Systems, 48(5):499--526, 2012.
5. S. Altmeyer, R. Douma, W. Lunniss, and R. I. Davis. Evaluation of cache partitioning for hard real-time systems. In ECRTS, pages 15--26, July 2014.
6. P. Atanassov and P. Puschner. Impact of DRAM refresh on the execution time of real-time tasks. In IEEE International Workshop on Application of Reliable Computing and Communication, pages 29--34, December 2001.
7. N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. J. Wellings. Applying new scheduling theory to static priority preemptive scheduling. Software Engineering Journal, 8:284--292, 1993.
8. S. Baruah and A. Burns. Sustainable scheduling analysis. In RTSS, pages 159--168, December 2006.
9. A. Bastoni, B. Brandenburg, and J. Anderson. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In OSPERT, pages 33--44, July 2010.
10. M. Bertogna and M. Cirinei. Response-time analysis for globally scheduled symmetric multiprocessor platforms. In RTSS, pages 149--160, 2007.
11. B. Bhat and F. Mueller. Making DRAM refresh predictable. Real-Time Systems, 47(5):430--453, September 2011.
12. E. Bini and G. Buttazzo. Measuring the performance of schedulability tests. Real-Time Systems, 30:129--154, 2005.
13. N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2):1--7, August 2011.
14. D. Bui, E. Lee, I. Liu, H. Patel, and J. Reineke. Temporal isolation on multiprocessing architectures. In DAC, pages 274--279, June 2011.
15. S. Chattopadhyay, A. Roychoudhury, and T. Mitra. Modeling shared cache and bus in multi-cores for timing analysis. In SCOPES, pages 6:1--6:10, June 2010.
16. D. Dasari, V. Nelis, and B. Akesson. A framework for memory contention analysis in multi-core platforms. Real-Time Systems, pages 1--51, 2015.
17. C. Ferdinand, F. Martin, R. Wilhelm, and M. Alt. Cache behavior prediction by abstract interpretation. Science of Computer Programming, 35(2-3):163--189, 1999.
18. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The Mälardalen WCET benchmarks -- past, present and future. In WCET, pages 137--147, July 2010.
19. A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. Towards WCET analysis of multicore architectures using UPPAAL. In WCET, pages 101--112, Dagstuhl, Germany, July 2010.
20. S. Hahn, J. Reineke, and Wilhelm R. Towards compositionality in execution time analysis -- definition and challenges. In CRTS, December 2013.
21. M. Joseph and P. Pandya. Finding Response Times in a Real-Time System. The Computer Journal, 29(5):390--395, May 1986.
22. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Bus-aware multicore WCET analysis through TDMA offset bounds. In ECRTS, pages 3--12, July 2011.
23. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Static analysis of multi-core TDMA resource arbitration delays. Real-Time Systems Journal, 50(2):185--229, 2014.
24. H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. Bounding memory interference delay in cots-based multi-core systems. In RTAS, 2014.
25. C.-G. Lee, J. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on Computers, 47(6):700--713, 1998.
26. C. G. Lee, K. Lee, J. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim. Bounding cache-related preemption delay for real-time systems. IEEE TSE, 27(9):805--826, 2001.
27. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, pages 57--67, December 2009.
28. Yau-Tsun S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In DAC, pages 456--461, June 1995.
29. I. Liu, J. Reineke, D. Broman, M. Zimmer, and E. A. Lee. A PRET microarchitecture implementation with repeatable timing and competitive performance. In ICCD, September 2012.
30. M. Lv, W. Yi, N. Guan, and G. Yu. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS, pages 339--349, December 2010.
31. Micron Technologies, Inc. Various methods of DRAM refresh. Technical report, 1999.
32. J. Nowotsch, M. Paulitsch, D. Buhler, H. Theiling, S. Wegener, and M. Schmidt. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In ECRTS, pages 109--118, July 2014.
33. M. Paolieri, E. Quiñones, F. J. Cazorla, G. Bernat, and M. Valero. Hardware support for WCET analysis of hard real-time multicore systems. SIGARCH Comput. Archit. News, 37(3):57--68, June 2009.
34. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. In DATE, pages 741--746, March 2010.
35. P. Radojković, S. Girbal, A. Grasset, E. Quiñones, S. Yehia, and F. J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM TACO, 8(4):34, 2012.
36. J. Reineke and J. Doerfert. Architecture-parametric timing analysis. In RTAS, pages 189--200, April 2014.
37. J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In RTSS, pages 49--60, Dec. 2007.
38. S. Schliecker, M. Negrean, and R. Ernst. Bounding the shared resource load for the performance analysis of multiprocessor systems. In DAC, pages 759--764, June 2010.
39. A. Schranzhofer, J.-J. Chen, and L. Thiele. Timing analysis for TDMA arbitration in resource sharing systems. In RTAS, pages 215--224, April 2010.
40. A. Schranzhofer, R. Pellizzoni, J.-J. Chen, L. Thiele, and M. Caccamo. Timing analysis for resource access interference on adaptive resource arbiters. In RTAS, pages 213--222, April 2011.
41. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared L2 instruction caches. In RTAS, pages 80--89, 2008.
42. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memory access control in multiprocessor for real-time systems with mixed criticality. In ECRTS, pages 299--308, 2012.