skip to main content
research-article

Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures

Published:23 May 2016Publication History
Skip Abstract Section

Abstract

Dynamically reconfigurable hardware has been identified as a promising solution for the design of energy-efficient embedded systems. However, its adoption is limited by costly design effort, including verification and validation, which is even more complex than for nondynamically reconfigurable systems. In this article, we propose a tool-supported formal method to automatically design a correct-by-construction control of the reconfiguration. By representing system behaviors with automata, we exploit automated algorithms to synthesize controllers that safely enforce reconfiguration strategies formulated as properties to be satisfied by control. We design generic modeling patterns for a class of reconfigurable architectures, taking into account both hardware architecture and applications, as well as relevant control objectives. We validate our approach on two case studies implemented on FPGAs.

References

  1. K. Altisen, A. Clodic, F. Maraninchi, and E. Rutten. 2003. Using controller-synthesis techniques to build property-enforcing layers. In Proceedings of the 12th European Conference on Programming (ESOP’03). 174--188. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. X. An. 2013. High Level Design and Control of Adaptive MPSoCs. Ph.D. Dissertation. University of Grenoble, Grenoble, France.Google ScholarGoogle Scholar
  3. X. An, E. Rutten, J.-P. Diguet, N. le Griguer, and A. Gamatié. 2013a. Autonomic management of dynamically partially reconfigurable FPGA architectures using discrete control. In Proceedings of the 10th International Conference on Autonomic Computing (ICAC’13). 59--63.Google ScholarGoogle Scholar
  4. X. An, E. Rutten, J.-P. Diguet, N. le Griguer, and A. Gamatié. 2013b. Discrete control for reconfigurable FPGA-based embedded systems. In Proceedings of the 4th IFAC Workshop on DCDS. 151--156.Google ScholarGoogle Scholar
  5. J. Aylward, C. H. Crawford, K. Inoue, S. Lekuch, K. Müller, M. Nutter, H. Penner, K. Schleupen, and J. Xenidis. 2011. Reconfigurable systems and flexible programming for hardware design, verification and software enablement for system-on-a-chip architectures. In Proceedings of the Conference on Reconfigurable Computing and FPGAs (ReConFig’11). 351--356. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. R. Bévan, J.-L. Lallican, W. Allègre, and P. Berruet. 2011. The SimSED framework for modelling and simulation of transitic systems under uncertain environment. In 9th International Industrial Simulation Conference. 11--17.Google ScholarGoogle Scholar
  7. O. Dahmoune and R. de B. Johnston. 2010. Applying model-checking to post-silicon-verification: Bridging the specification-realisation gap. In Proceedings of the Conference on ReConFig. 73--78. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. G. Delaval, H. Marchand, and E. Rutten. 2010. Contracts for modular discrete controller synthesis. In Conference on Languages, Compilers, and Tools for Embedded Systems. 57--66. http://bzr.inria.fr. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. E. Dumitrescu, A. Girault, H. Marchand, and E. Rutten. 2010. Multicriteria optimal discrete controller synthesis for fault-tolerant tasks. In Workshop on Discrete Event Systems. 366--373.Google ScholarGoogle Scholar
  10. Y. Eustache and J.-P. Diguet. 2008. Specification and OS-based implementation of self-adaptive, hardware/software embedded systems. In Proceedings of the 6th International Conference on CODES/ISSS. 67--72. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. A. Gamatié, H. Yu, G. Delaval, and E. Rutten. 2009. A case study on controller synthesis for data-intensive embedded systems. In Proceedings of the 6th IEEE International Conference on Embedded Software and Systems (ICESS’09). 75--82. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. F. Ghaffari, M. Auguin, M. Abid, and M. B. Ben Jemaa. 2007. Dynamic and on-line design space exploration for reconfigurable architectures. In Transactions on High-Performance Embedded Architectures and Compilers I. Vol. 4050. 179--193. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. D. Gohringer, M. Hubner, V. Schatz, and J. Becker. 2008. Runtime adaptive multi-processor system-on-chip: RAMPSoC. In Symposium on Parallel and Distributed Processing. 1--7.Google ScholarGoogle Scholar
  14. L. Gong and O. Diessel. 2011. Modeling dynamically reconfigurable systems for simulation-based functional verification. In 19th International Symposium on Field-Programmable Custom Computing Machines. 9--16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. S. Guillet, F. de Lamotte, N. Le Griguer, E. Rutten, G. Gogniat, and J.-P. Diguet. 2012. Designing formal reconfiguration control using UML/MARTE. In Proceedings of the International Conference on ReCoSoC. 1--8.Google ScholarGoogle ScholarCross RefCross Ref
  16. S. Guillet, F. de Lamotte, N. le Griguer, E. Rutten, G. Gogniat, and J.-P. Diguet. 2014. Extending UML/MARTE to support discrete controller synthesis, application to reconfigurable systems-on-chip modeling. ACM Transactions on Reconfigurable Technololgy and Systems 7, 3, 27:1--27:17. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. H. Hinkelmann, P. Zipf, and M. Glesner. 2009. Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes. In FPL Conference. 359--366.Google ScholarGoogle Scholar
  18. S. Jovanović, C. Tanougast, and S. Weber. 2008. A new self-managing hardware design approach for FPGA-based reconfigurable systems. In Reconfigurable Computing: Architectures, Tools and Applications. Lecture Notes in Computer Science, Vol. 4943. 160--171. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. C. Lu, J. A. Stankovic, S. H. Son, and G. Tao. 2002. Feedback control real-time scheduling: Framework, modeling and algorithms. Real-Time Systems Journal 23, 1/2, 85--126. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. F. Madlener, J. Weingart, and S. A. Huss. 2010. Verification of dynamically reconfigurable embedded systems by model transformation rules. In International Conference on CODES+ISSS. 33--40. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. M. Maggio, H. Hoffmann, A. V. Papadopoulos, J. Panerati, M. D. Santambrogio, A. Agarwal, and A. Leva. 2012. Comparison of decision-making strategies for self-optimization in autonomic computing systems. ACM Transactions on Autonomous and Adaptive Systems 7, 4, 36:1--36:32. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. M. Majer, J. Teich, A. Ahmadinia, and C. Bobda. 2007. The Erlangen slot machine: A dynamically reconfigurable FPGA-based computer. The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 47, 15--31. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. H. Marchand and M. Samaan. 2000. Incremental design of a power transformer station controller using a controller synthesis methodology. IEEE Transactions on Software Engineering 26, 8, 729--741. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. G. Martin, B. Bailey, and A. Piziali. 2010. ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann, Burlington, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. C. Maxfield. 2004. The Design Warrior’s Guide to FPGAs: Devices, Tools and Flows. Elsevier. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Juanjo Noguera and Rosa M. Badia. 2004. Multitasking on reconfigurable architectures: Microarchitecture support and dynamic scheduling. ACM Transactions on Embedded Computing Systems 3, 2, 385--406. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. V. Nollet, P. Avasare, H. Eeckhaut, D. Verkest, and H. Corporaal. 2008. Run-time management of a MPSoC containing FPGA fabric tiles. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 1, 24--33. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Object Management Group. 2013. A UML Profile for MARTE. Retrieved April 13, 2016 from http:// www.omgmarte.org.Google ScholarGoogle Scholar
  29. K. Paulsson, M. Hubner, and J. Becker. 2006. Strategies to on-line failure recovery in self-adaptive systems based on dynamic and partial reconfiguration. In Conference on Adaptive Hardware and Systems. 288--291. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. I. R. Quadri, H. Yu, A. Gamatié, E. Rutten, S. Meftali, and J.-L. Dekeyser. 2010. Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: From high abstraction levels to code generation. International Journal of Embedded Systems 4, 3/4, 204--224.Google ScholarGoogle ScholarCross RefCross Ref
  31. P. J. Ramadge and W. M. Wonham. 1989. The control of discrete event systems. Proceedings of the IEEE 77, 1, 81--98.Google ScholarGoogle ScholarCross RefCross Ref
  32. S. Singh and C. J. Lillieroth. 1999. Formal verification of reconfigurable cores. In FCCM. 25--32. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. F. Sironi, M. Triverio, H. Hoffmann, M. Maggio, and M. D. Santambrogio. 2010. Self-aware adaptation in FPGA-based systems. In Field Programmable Logic and Applications. 187--192. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. D. Suzuki, N. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu. 2013. Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications. IEICE Electronics Express 10, 23, 20130772.Google ScholarGoogle ScholarCross RefCross Ref
  35. K. S. Vallerio and N. K. Jha. 2003. Task graph extraction for embedded system synthesis. In Proceedings of the 16th International Conference on VLSI Design. 480--486. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. J. Vidal, F. De Lamotte, G. Gogniat, P. Soulard, and J.-P. Diguet. 2009. A co-design approach for embedded system modeling and code generation with UML and MARTE. In DATE. 226--231. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. L. Ye, J.-P. Diguet, and G. Gogniat. 2010. Rapid application development on multi-processor reconfigurable systems. In International Conference on Field Programmable Logic and Applications (FPL’10). 285--290. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Model-Based Design of Correct Controllers for Dynamically Reconfigurable Architectures

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!