skip to main content
research-article

Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip

Published:24 September 2016Publication History
Skip Abstract Section

Abstract

Network-on-Chip (NoC) has been proposed as a promising communication architecture to replace the dedicated interconnections and shared buses for future embedded system platforms. In such a parallel platform, mapping application tasks to the NoC is a key issue because it affects throughput significantly due to the problem of communication congestion. Increased communication latency, low system performance, and low resource utilization are some side-effects of a bad mapping. Current mapping algorithms either do not consider link utilizations or consider only the current utilizations. Besides, to design an efficient NoC platform, mapping task to computation nodes and scheduling communication should be taken into consideration. In this work, we propose an efficient algorithm for dynamic task mapping with congestion speculation (DTMCS) that not only includes the conventional application mapping, but also further considers future traffic patterns based on the link utilization. The proposed algorithm can reduce overall congestion, instead of only improving the current packet blocking situation. Our experiment results have demonstrated that compared to the state-of-the-art congestion-aware Path Load algorithm, the proposed DTMCS algorithm can reduce up to 40.5% of average communication latency, while the maximal communication latency can be reduced by up to 67.7%.

References

  1. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2013. Smart hill climbing for agile dynamic mapping in many-core systems. In Proceedings of the 50th International Conference on Design Automation Conference (DAC). 1--6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. A. Hansson, M. Coenen, and K. Goossens. 2007. Undisrupted quality-of-service during reconfiguration of multiple applications in networks-on-chip. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 954--959. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. A. Raina and V. Muthukumar. 2009. Traffic aware scheduling algorithm for network-on-chip. In Proceedings of the 6th International Conference on Information Technology. 877--882. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Accellera Systems Initiative 2003. SystemC Verification Library (SCV) (Release 1.0 p1 ed.). Accellera Systems Initiative.Google ScholarGoogle Scholar
  5. B. Towles and W. J. Dally. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. C.-L. Chou and R. Marculescu. 2008. Contention-aware application mapping for network-on-chip communication architectures. In Proceedings of the 26th International Conference on Computer Design. 164--169.Google ScholarGoogle Scholar
  7. C. Marcon, A. Borin, L. Carro, and F. Wagner. 2005. Time and energy efficient mapping of embedded applications onto NoCs. In Proceedings of the Asia and South Pacific Design Automation Conference. 33--38. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. D. Cozzi, C. Fare, A. Meroni, V. Rana, M. D. Santambrogio, and D. Sciuto. 2009. Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices. In Proceedings of the 19th ACM Great Lakes Symposium on VLSI. 421--424. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. E. Carvalho and F. Moraes. 2008. Congestion-aware task mapping in heterogeneous MPSoCs. In Proceedings of the International Symposium on System-on-Chip. 34--40. Google ScholarGoogle ScholarCross RefCross Ref
  10. F. Fazzino, M. Palesi, and D. Patti. 2013. Noxim: Network-on-Chip Simulator. Retrieved from http://noxim.sourceforge.net.Google ScholarGoogle Scholar
  11. GNU General Public License. 2009. GNU GCC compiler, Version GCC 4.3.3. (January 2009). https://gcc.gnu.org/gcc-4.3/.Google ScholarGoogle Scholar
  12. H.-L. Chao, Y.-R. Chen, S.-Y. Tung, P.-A. Hsiung, and S.-J. Chen. 2012. Congestion-aware scheduling for NoC-based reconfigurable systems. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1561--1566. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Intel Corporation. 2007. IntelR Core 2 Quad Processor Q6600. Retrieved from http://ark.intel.com/ zh-tw/products/29765/Intel-Core2-Quad-Processor-Q6600-8M-Cache-2_40-GHz-1066-MHz-FSB.Google ScholarGoogle Scholar
  14. J. Duato, S. Yalamanchili, and L. Ni. 2002. Interconnection Networks: An Engineering Approach. Morgan Kaufmann. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. J. Hu and R. Marculescu. 2003. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the Asia and South Pacific Design Automation Conference. 233--239. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. J.-S. Shen and P.-A. Hsiung. 2014. Reasoning and learning-based dynamic codec reconfiguration for varying processing requirements in network-on-chip. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 22, 8 (2014), 1777--1790.Google ScholarGoogle ScholarCross RefCross Ref
  17. J.-S. Shen, P.-A. Hsiung, and C.-H. Huang. 2013. Learning-based adaptation to applications and environments in a reconfigurable network-on-chip for reducing crosstalk and dynamic power consumption. Computers and Electrical Engineering 39, 2 (2013), 453--464. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. L. Benini and G. D. Micheli. 2002. Networks-on-chips: A new SoC paradigm. IEEE Computer 35, 1 (January 2002), 70--78. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. L. Moller, I. Grehs, E. Carvalho, R. Soares, N. Calazans, and F. Moraes. 2007. A NoC-based infrastructure to enable dynamic self reconfigurable systems. In Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric Systems-on-Chip. 23--30.Google ScholarGoogle Scholar
  20. L. T. Smit, J. L. Hurink, and G. J. M. Smit. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip. 266--269. Google ScholarGoogle ScholarCross RefCross Ref
  21. M. A. A. Faruque, R. Krist, and J. Henkel. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th Annual Design Automation Conference (DAC). 760--765. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2012. CoNA: Dynamic application mapping for congestion reduction in many-core systems. In Proceedings of the 30th International Conference on Computer Design (ICCD). 364--370. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. P. Guerrier and A. Greiner. 2000. A generic architecture for on-chip packet-switched interconnections. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 250--256. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. P. K. Sahu and S. Chattopadhyay. 2013. A survey on application mapping strategies for network-on-chip design. Journal of Systems Architecture 59, 1 (2013), 60--76. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. R. P. Dick. 2009. Embedded System Synthesis Benchmarks Suite (E3S). (2009). http://ziyang.eecs.umich.edu/ dickrp/e3s/.Google ScholarGoogle Scholar
  26. R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: Task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign. 97--101. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. S. Murali and G. D. Micheli. 2004. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 20896--20901. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. S. Stuijk, T. Basten, M. Geilen, A. H. Ghamarian, and B. Theelen. 2006. Resource-efficient routing and scheduling of time-constrained network-on-chip communication. In Proceedings of the 9th EUROMICRO Conference on Digital System Design. 45--52. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. U. Y. Ogras, J. Hu, and R. Marculescu. 2005. Key research problems in NoC design: A holistic perspective. In Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis. 69--74. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Ubuntu 10.04. 2010. Ubuntu linux distribution with Kernel version 2.6.32. Retrieved from https://launchpad.net/ubuntu/lucid/+package/linux-source-2.6.32.Google ScholarGoogle Scholar
  31. V. Nollet, T. Marescaux, D. Verkest, J. Mignolet, and S. Vernalde. 2004. Operating-system controlled network-on-chip. In Proceedings of the 41st Annual Design Automation Conference (DAC). 256--259. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. V. Nollet, T. Marescaux, P. Avasare, D. Verkest, and J-Y. Mignolet. 2005. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 234--239. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. W. J. Dally and B. Towles. 2001. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference (DAC). 684--689. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Xilinx Inc. 2015. Vivado Design Suite User Guide-Partial Reconfiguration (v2015.2 ed.). Xilinx Inc.Google ScholarGoogle Scholar

Index Terms

  1. Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM Transactions on Reconfigurable Technology and Systems
          ACM Transactions on Reconfigurable Technology and Systems  Volume 10, Issue 1
          March 2017
          206 pages
          ISSN:1936-7406
          EISSN:1936-7414
          DOI:10.1145/3002131
          • Editor:
          • Steve Wilton
          Issue’s Table of Contents

          Copyright © 2016 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 24 September 2016
          • Accepted: 1 February 2016
          • Revised: 1 January 2016
          • Received: 1 September 2015
          Published in trets Volume 10, Issue 1

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Research
          • Refereed

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!