Abstract
Network-on-Chip (NoC) has been proposed as a promising communication architecture to replace the dedicated interconnections and shared buses for future embedded system platforms. In such a parallel platform, mapping application tasks to the NoC is a key issue because it affects throughput significantly due to the problem of communication congestion. Increased communication latency, low system performance, and low resource utilization are some side-effects of a bad mapping. Current mapping algorithms either do not consider link utilizations or consider only the current utilizations. Besides, to design an efficient NoC platform, mapping task to computation nodes and scheduling communication should be taken into consideration. In this work, we propose an efficient algorithm for dynamic task mapping with congestion speculation (DTMCS) that not only includes the conventional application mapping, but also further considers future traffic patterns based on the link utilization. The proposed algorithm can reduce overall congestion, instead of only improving the current packet blocking situation. Our experiment results have demonstrated that compared to the state-of-the-art congestion-aware Path Load algorithm, the proposed DTMCS algorithm can reduce up to 40.5% of average communication latency, while the maximal communication latency can be reduced by up to 67.7%.
- M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2013. Smart hill climbing for agile dynamic mapping in many-core systems. In Proceedings of the 50th International Conference on Design Automation Conference (DAC). 1--6. Google Scholar
Digital Library
- A. Hansson, M. Coenen, and K. Goossens. 2007. Undisrupted quality-of-service during reconfiguration of multiple applications in networks-on-chip. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 954--959. Google Scholar
Digital Library
- A. Raina and V. Muthukumar. 2009. Traffic aware scheduling algorithm for network-on-chip. In Proceedings of the 6th International Conference on Information Technology. 877--882. Google Scholar
Digital Library
- Accellera Systems Initiative 2003. SystemC Verification Library (SCV) (Release 1.0 p1 ed.). Accellera Systems Initiative.Google Scholar
- B. Towles and W. J. Dally. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann. Google Scholar
Digital Library
- C.-L. Chou and R. Marculescu. 2008. Contention-aware application mapping for network-on-chip communication architectures. In Proceedings of the 26th International Conference on Computer Design. 164--169.Google Scholar
- C. Marcon, A. Borin, L. Carro, and F. Wagner. 2005. Time and energy efficient mapping of embedded applications onto NoCs. In Proceedings of the Asia and South Pacific Design Automation Conference. 33--38. Google Scholar
Digital Library
- D. Cozzi, C. Fare, A. Meroni, V. Rana, M. D. Santambrogio, and D. Sciuto. 2009. Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices. In Proceedings of the 19th ACM Great Lakes Symposium on VLSI. 421--424. Google Scholar
Digital Library
- E. Carvalho and F. Moraes. 2008. Congestion-aware task mapping in heterogeneous MPSoCs. In Proceedings of the International Symposium on System-on-Chip. 34--40. Google Scholar
Cross Ref
- F. Fazzino, M. Palesi, and D. Patti. 2013. Noxim: Network-on-Chip Simulator. Retrieved from http://noxim.sourceforge.net.Google Scholar
- GNU General Public License. 2009. GNU GCC compiler, Version GCC 4.3.3. (January 2009). https://gcc.gnu.org/gcc-4.3/.Google Scholar
- H.-L. Chao, Y.-R. Chen, S.-Y. Tung, P.-A. Hsiung, and S.-J. Chen. 2012. Congestion-aware scheduling for NoC-based reconfigurable systems. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1561--1566. Google Scholar
Digital Library
- Intel Corporation. 2007. IntelR Core 2 Quad Processor Q6600. Retrieved from http://ark.intel.com/ zh-tw/products/29765/Intel-Core2-Quad-Processor-Q6600-8M-Cache-2_40-GHz-1066-MHz-FSB.Google Scholar
- J. Duato, S. Yalamanchili, and L. Ni. 2002. Interconnection Networks: An Engineering Approach. Morgan Kaufmann. Google Scholar
Digital Library
- J. Hu and R. Marculescu. 2003. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the Asia and South Pacific Design Automation Conference. 233--239. Google Scholar
Digital Library
- J.-S. Shen and P.-A. Hsiung. 2014. Reasoning and learning-based dynamic codec reconfiguration for varying processing requirements in network-on-chip. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 22, 8 (2014), 1777--1790.Google Scholar
Cross Ref
- J.-S. Shen, P.-A. Hsiung, and C.-H. Huang. 2013. Learning-based adaptation to applications and environments in a reconfigurable network-on-chip for reducing crosstalk and dynamic power consumption. Computers and Electrical Engineering 39, 2 (2013), 453--464. Google Scholar
Digital Library
- L. Benini and G. D. Micheli. 2002. Networks-on-chips: A new SoC paradigm. IEEE Computer 35, 1 (January 2002), 70--78. Google Scholar
Digital Library
- L. Moller, I. Grehs, E. Carvalho, R. Soares, N. Calazans, and F. Moraes. 2007. A NoC-based infrastructure to enable dynamic self reconfigurable systems. In Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric Systems-on-Chip. 23--30.Google Scholar
- L. T. Smit, J. L. Hurink, and G. J. M. Smit. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip. 266--269. Google Scholar
Cross Ref
- M. A. A. Faruque, R. Krist, and J. Henkel. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th Annual Design Automation Conference (DAC). 760--765. Google Scholar
Digital Library
- M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2012. CoNA: Dynamic application mapping for congestion reduction in many-core systems. In Proceedings of the 30th International Conference on Computer Design (ICCD). 364--370. Google Scholar
Digital Library
- P. Guerrier and A. Greiner. 2000. A generic architecture for on-chip packet-switched interconnections. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 250--256. Google Scholar
Digital Library
- P. K. Sahu and S. Chattopadhyay. 2013. A survey on application mapping strategies for network-on-chip design. Journal of Systems Architecture 59, 1 (2013), 60--76. Google Scholar
Digital Library
- R. P. Dick. 2009. Embedded System Synthesis Benchmarks Suite (E3S). (2009). http://ziyang.eecs.umich.edu/ dickrp/e3s/.Google Scholar
- R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: Task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign. 97--101. Google Scholar
Digital Library
- S. Murali and G. D. Micheli. 2004. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 20896--20901. Google Scholar
Digital Library
- S. Stuijk, T. Basten, M. Geilen, A. H. Ghamarian, and B. Theelen. 2006. Resource-efficient routing and scheduling of time-constrained network-on-chip communication. In Proceedings of the 9th EUROMICRO Conference on Digital System Design. 45--52. Google Scholar
Digital Library
- U. Y. Ogras, J. Hu, and R. Marculescu. 2005. Key research problems in NoC design: A holistic perspective. In Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis. 69--74. Google Scholar
Digital Library
- Ubuntu 10.04. 2010. Ubuntu linux distribution with Kernel version 2.6.32. Retrieved from https://launchpad.net/ubuntu/lucid/+package/linux-source-2.6.32.Google Scholar
- V. Nollet, T. Marescaux, D. Verkest, J. Mignolet, and S. Vernalde. 2004. Operating-system controlled network-on-chip. In Proceedings of the 41st Annual Design Automation Conference (DAC). 256--259. Google Scholar
Digital Library
- V. Nollet, T. Marescaux, P. Avasare, D. Verkest, and J-Y. Mignolet. 2005. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE). 234--239. Google Scholar
Digital Library
- W. J. Dally and B. Towles. 2001. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference (DAC). 684--689. Google Scholar
Digital Library
- Xilinx Inc. 2015. Vivado Design Suite User Guide-Partial Reconfiguration (v2015.2 ed.). Xilinx Inc.Google Scholar
Index Terms
Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip
Recommendations
An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip
EAIT '11: Proceedings of the 2011 Second International Conference on Emerging Applications of Information TechnologyThis paper presents a novel application mapping strategy onto the Butterfly Fat Tree (BFT) topology for Network-on-Chip (NoC) design. It proposes a Kernighan-Lin bi-partitioning strategy to identify the closeness of cores by analyzing their bandwidth ...
Combining mapping and partitioning exploration for NoC-based embedded systems
Networks on Chip (NoC) have emerged as the key paradigm for designing a scalable communication infrastructure for future Systems on Chip (SoC). An important issue in NoC design is how to map an application on this architecture and how to determine the ...
Effect of Application Mapping on Network-on-Chip Performance
PDP '12: Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based ProcessingNetwork-on-Chip (NoC) is a developing and promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, for example networking, embedded design and ...






Comments