skip to main content
research-article

Byte-Addressable Update Scheme to Minimize the Energy Consumption of PCM-Based Storage Systems

Authors Info & Claims
Published:06 June 2016Publication History
Skip Abstract Section

Abstract

In recent years, phase-change memory (PCM) has generated a great deal of interest because of its byte addressability and nonvolatility properties. It is regarded as a good alternative storage medium that can reduce the performance gap between the main memory and the secondary storage in computing systems. However, its high energy consumption on writes is a challenging issue in the design of battery-powered mobile computing systems. To reduce the energy consumption, we exploit the byte addressability and the asymmetric read-write energy/latency of PCM in an energy-efficient update scheme for journaling file systems. We also introduce a concept called the 50% rule to determine/recommend the best update strategy for block updates. The proposed scheme only writes modified data, instead of the whole updated block, to PCM-based storage devices without extra hardware support. Moreover, it guarantees the sanity/integrity of file systems even if the computing system crashes or there is a power failure during the data update process. We implemented the proposed scheme on the Linux system and conducted a series of experiments to evaluate the scheme. The results are very encouraging.

References

  1. Brian Carrier. 2005. File System Forensic Analysis. Addison Wesley. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Shimin Chen, Phillip B. Gibbons, and Suman Nath. 2011. Rethinking database algorithms for phase change memory. In Proc. of the CIDR.Google ScholarGoogle Scholar
  3. S. Cho and H. Lee. 2009. Flip-n-write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In Proc. of the IEEE/ACM MICRO. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. J. Condit, E. B. Nightingale, C. Frost, E. Ipek, B. Lee, D. Burger, and D. Coetzee. 2009. Better I/O through byte-addressable, persistent memory. In Proc. of the ACM SOSP. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. 2009. Introduction to Algorithms,, 3rd ed. MIT Press. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. G. Dhiman, R. Ayoub, and T. Rosing. 2009. PDRAM: A hybrid PRAM and DRAM main memory system. In Proc. of the IEEE/ACM DAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. S. Eilert, M. Leinwander, and G. Crisenza. 2009. Phase change memory: A new memory enables new memory usage models. In Proc. of the IEEE IMW.Google ScholarGoogle Scholar
  8. S. Gao, J. Xu, B. He, B. Choi, and H. Hu. 2011. PCMLogging: Reducing transaction logging overhead with PCM. In Proc. of the ACM CIKM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha. 2010. Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation. In Proc. of the IEEE/ACM DAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. J. Katcher. 1997. PostMark: A New File System Benhmark. Technical Report TR-3022, Network Appliance, Oct. 1997.Google ScholarGoogle Scholar
  11. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. 2009. Architecting phase change memory as a scalable DRAM alternative. In Proc. of the IEEE/ACM ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. E. Lee, H. Bahn, and S. H. Noh. 2013. Unioning of the buffer cache and journaling layers with non-volatile memory. In Proc. of the USENIX FAST. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. E. Lee, S. Yoo, J.-E. Jang, and H. Bahn. 2012. Shortcut-JFS: A write efficient journaling file system for phase change memory. In Proc. of the IEEE MSST.Google ScholarGoogle Scholar
  14. Z. Liu, B. Wang, P. Carpenter, D. Li, J. S. Vetter, and W. Yu. 2012. PCM-based durable write cache for fast disk I/O. In Proc. of the IEEE MASCOTS. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. J. Meza, J. Chang, H.-B. Yoon, O. Mutlu, and P. Ranganathan. 2012. Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. In Computer Architecture Letters. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. William D. Norcott. 2006. IOzone Filesystem Benchmark. Retrieved from http://www.iozone.org/.Google ScholarGoogle Scholar
  17. Y. Park and K. H. Park. 2011. High-performance scalable flash file system using virtual metadata storage with phase-change RAM. In IEEE Trans. on Computers. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. V. Prabhakaran, A. C. Arpaci-Dusseau, and R. H. Arpaci-Dusseau. 2005. Analysis and evolution of journaling file systems. In Proc. of the USENIX Annual Technical Conference (ATC’05). Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. M. K. Qureshi, M. Franceschini, A. Jagmohan, and L. Lastras. 2012. PreSET: Improving read write performance of phase change memories by exploiting asymmetry in write times. In Proc. of the IEEE/ACM ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. M. K. Qureshi, M. Franceschini, and L. Lastras. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proc. of the IEEE/ACM HPCA.Google ScholarGoogle Scholar
  21. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. 2009. Scalable high-performance main memory system using phase-change memory technology. In Proc. of the IEEE/ACM ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. L. Ramos, E. Gorbatov, and R. Bianchini. 2011. Page placement in hybrid memory systems. In Proc. of the ACM ICS. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. R. Coker. 2001. Bonnie++ Benchmark Suite. Retrieved from http://www.coker.com.au/bonnie++/.Google ScholarGoogle Scholar
  24. H. Seok, Y. Park, and K. H. Park. 2011. Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM. In Proc. of the ACM SAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. M.-C. Yang, M. Kuo, C.-W. Tsao, and Y.-H. Chang. 2013. A fifty-percent rule to minimize the energy consumption of PCM-based storage systems. In Proc. of the IEEE RTCSA.Google ScholarGoogle Scholar
  26. J. Yue and Y. Zhu. 2013a. Accelerating write by exploiting PCM asymmetries. In Proc. of the IEEE HPCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. J. Yue and Y. Zhu. 2013b. Exploiting subarrays inside a bank to improve phase change memory performance. In Proc. of the IEEE DATE. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. P. Zhou, B. Zhao, J. Yang, and Y. Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. In Proc. of the IEEE/ACM ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Byte-Addressable Update Scheme to Minimize the Energy Consumption of PCM-Based Storage Systems

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!