skip to main content
research-article

JOM: A Joint Operation Mechanism for NAND Flash Memory

Authors Info & Claims
Published:02 August 2016Publication History
Skip Abstract Section

Abstract

In the storage systems of NAND flash memory, an intermediate software called a Flash Translation Layer (FTL) is adopted to hide the characteristics of NAND flash memory and provide efficient management for NAND flash memory. Current flash translation layers can be classified into a page-mapping FTL, a block-mapping FTL, and a hybrid-mapping FTL. In order to utilize the advantages of the page-mapping FTL and the block-mapping FTL, the hybrid-mapping FTL is proposed to store data to the appropriate mapping mechanism by switching the mapping information between the page-mapping mechanism and the block-mapping mechanism. In the article, we propose a joint operation mechanism to rethink the advantages of the page-mapping FTL, the block-mapping FTL, and the hybrid-mapping FTL. With the joint operation mechanism, a flash translation layer can consider the main memory requirements, improve the system performance, and reduce the garbage collection overhead. The experimental results show that the proposed joint operation mechanism can achieve the goal under realistic workloads and benchmarks.

References

  1. Ken Bates and Bruce McNutt. 2007. OLTP Application I/O. http://traces.cs.umass.edu/index.php/Storage/StorageGoogle ScholarGoogle Scholar
  2. MeiLing Chiang and Ruei Chuan Chang. 1999. Cleaning policies in mobile computers using flash memory. Journal of Systems and Software 48 (1999), 213--231. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Hyunjin Cho, Dongkun Shin, and Young Ik Eom. 2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 507--512. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Tae Sun Chung, Dong Joo Park, Sangwon Park, Dong Ho Lee, Sang Won Lee, and Ha Joo Song. 2009. A survey of flash translation layer. Journal of Systems Architecture 55, 5-6 (2009), 332--343. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Disk Monitor. 2006. http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx.Google ScholarGoogle Scholar
  6. Futuremark Benchmark Development (PCMark). 2013. http://www.futuremark.com/benchmarks/pcmark.Google ScholarGoogle Scholar
  7. Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 229--240. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Jeong Uk Kang, Heeseung Jo, Jin Soo Kim, and Joonwon Lee. 2010. A superblock-based flash translation layer for NAND flash memory. ACM Transactions on Embedded Computing Systems (TECS) 9, 4 (March 2010), 1--41. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Atsuo Kawaguchi, Shingo Nishioka, and Hiroshi Motoda. 1995. A flash-memory based file system. In Proceedings of the 1995 USENIX Technical Conference. 155--164. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Jesung Kim, Jong Min Kim, S. H. Noh, Sang Lyul Min, and Yookun Cho. 2002. A space-efficient flash translation layer for compactflash systems. IEEE Transactions on Consumer Electronics 48, 2 (May 2002), 366--375. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Sungjin Lee, Dongkun Shin, Young-Jin Kim, and Jihong Kim. 2008. LAST: Locality-aware sector translation for NAND flash memory-based storage systems. ACM SIGOPS Operating Systems Review 42, 6 (Octobor 2008), 36--42. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Macronix Product Detail. 2016. http://www.macronix.com/Lists/DataSheet/Attachments/1642/MX30LF1208AA%,20%3V,%20512Mb,%20v1.3.pdf.Google ScholarGoogle Scholar
  13. Sang Won Lee, Dong Joo Park, Tae Sun Chung, Dong Ho Lee, Sangwon Park, and Ha Joo Song. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems (TECS) 6, 3 (July 2007), 1--27. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Duo Liu, Yi Wang, Zhiwei Qin, Zili Shao, and Yong Guan. 2012. A space reuse strategy for flash translation layers in SLC nand flash memory storage systems. IEEE Transactions Very Large Scale Integration Systems 20, 6 (June 2012), 1094--1107. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Dongzhe Ma, Jianhua Feng, and Guoliang Li. 2014. A survey of address translation technologies for flash memories. ACM Computing Surveys (CSUR) 46, 3 (January 2014). Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Chanik Park, Wonmoon Cheon Jeonguk Kang, Kangho Roh, Wonhee Cho, and Jin Soo Kim. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems (TECS) 7, 4 (July 2008), 1--23. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Dongchul Park, Biplob Debnath, and David H. C. Du. 2010. CFTL: A convertible flash translation layer adaptive to data access patterns. In ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. 365--366. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Dongchul Park and David Du. 2011. Hot data identification for flash-based storage systems using multiple bloom filters. In IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST). 1--11. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Alex Schepeljanski. 2016. AS SSD Benchmark. http://www.snapfiles.com/get/ssdbenchmark.html.Google ScholarGoogle Scholar
  20. Vishal Sharda, Swaroop Kavalanekar, and Bruce Worthington. 2011. IOTTA Repository. http://iotta.snia.org/traces/158.Google ScholarGoogle Scholar
  21. Yi Wang, Min Huang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, and Nikil D. Dutt. 2014a. A reliability-aware address mapping strategy for NAND flash memory storage systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 33, 11 (November 2014), 1623--1631.Google ScholarGoogle Scholar
  22. Yi Wang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, and Nikil D. Dutt. 2014b. A reliability enhanced address mapping strategy for three-dimensional (3-D) NAND flash memory. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) 22, 11 (November 2014), 2402--2410.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. JOM: A Joint Operation Mechanism for NAND Flash Memory

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!