skip to main content
announcement

Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip

Published:13 October 2016Publication History
Skip Abstract Section

Abstract

Optical networks-on-chip (NoCs) provide a promising answer to address the increasing requirements of ultra-high bandwidth and extremely low power consumption. Designing a photonic interconnect, however, involves a number of challenges that have no equivalent in the electronic domain, particularly the crosstalk noise, which affects the signal-to-noise ratio (SNR) possibly resulting in an inoperable architecture and hence constraining the network scalability. In this article, we point out the implications of application-driven task mapping on crosstalk effects. We motivate the main rationale of our work and provide a formalization of the problem. Then we propose a class of algorithms that automatically map the application tasks onto a generic mesh-based photonic NoC architecture such that the worst-case crosstalk is minimized. We also present a purpose-built experimental setup used for evaluating several architectural solutions in terms of crosstalk noise and SNR. The setup is used to collect extensive results from several real-world applications and case studies. The collected results show that the crosstalk noise can be significantly reduced by adopting our approach, thereby allowing higher network scalability, and can exhibit encouraging improvements over application-oblivious architectures.

References

  1. Christopher Batten, Ajay Joshi, Jason Orcutt, Anatoly Khilo, Benjamin Moss, Charles Holzwarth, Milos Popovic, et al. 2008. Building manycore processor-to-dram networks with monolithic silicon photonics. In Proceedings of the 16th IEEE Symposium on High Performance Interconnects (HOTI’08). IEEE, Los Alamitos, CA, 21--30. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Johnnie Chan, Gilbert Hendry, Keren Bergman, and Luca P. Carloni. 2011. Physical-layer modeling and system-level design of chip-scale photonic interconnection networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 10, 1507--1520. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Johnnie Chan, Gilbert Hendry, Aleksandr Biberman, and Keren Bergman. 2010. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. Journal of Lightwave Technology 28, 9, 1305--1315.Google ScholarGoogle ScholarCross RefCross Ref
  4. Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, and Akanksha Joshi. 2014. Sharing and placement of on-chip laser sources in silicon-photonic NoCs. In Proceedings of the 2014 8th IEEE/ACM International Symposium on Networks-on-Chip (NoCS’14). IEEE, Los Alamitos, CA, 88--95.Google ScholarGoogle ScholarCross RefCross Ref
  5. Sai Vineel Reddy Chittamuru and Sudeep Pasricha. 2015. Improving crosstalk resilience with wavelength spacing in photonic crossbar-based network-on-chip architectures. In Proceedings of the 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS’15). IEEE, Los Alamitos, CA, 1--4.Google ScholarGoogle ScholarCross RefCross Ref
  6. Alessandro Cilardo and Edoardo Fusella. 2016. Design automation for application-specific on-chip interconnects: A survey. Integration, the VLSI Journal, 102--121. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. William J. Dally and Brian Towles. 2001. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 2001 Design Automation Conference. IEEE, Los Alamitos, CA, 684--689. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Weiqiang Ding, Donghua Tang, Yan Liu, Lixue Chen, and Xiudong Sun. 2010. Compact and low crosstalk waveguide crossing using impedance matched metamaterial. Applied Physics Letters 96, 11, Article No. 111114.Google ScholarGoogle ScholarCross RefCross Ref
  9. Po Dong, Wei Qian, Shirong Liao, Hong Liang, Cheng-Chih Kung, Ning-Ning Feng, Roshanak Shafiiha, et al. 2010. Low loss silicon waveguides for application of optical interconnects. In Proceedings of the IEEE Photonics Society Summer Topical Meeting Series. 191--192.Google ScholarGoogle ScholarCross RefCross Ref
  10. Kai Feng, Yaoyao Ye, and Jiang Xu. 2013. A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip. Microprocessors and Microsystems 37, 8, 941--952. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Edoardo Fusella and Alessandro Cilardo. 2015. Crosstalk-aware mapping for tile-based optical network-on-chip. In Proceedings of the 17th International Conference on High Performance Computing and Communications (HPCC’15), the 7th International Symposium on Cyberspace Safety and Security (CSS’15), and the 12th International Conference on Embedded Software and Systems (ICESS’15). IEEE. Los Alamitos, CA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Edoardo Fusella and Alessandro Cilardo. 2016a. Lighting up on-chip communications with photonics: Design tradeoffs for optical NoC architectures. IEEE Circuits and Systems Magazine 16, 3, 4--14.Google ScholarGoogle ScholarCross RefCross Ref
  13. Edoardo Fusella and Alessandro Cilardo. 2016b. Minimizing power loss in optical networks-on-chip through application-specific mapping. Microprocessors and Microsystems, 4--13. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Edoardo Fusella and Alessandro Cilardo. 2016c. PhoNoCMap: An application mapping tool for photonic networks-on-chip. In Proceedings of the 2016 Design, Automation, and Test in Europe Conference and Exhibition (DATE’16). IEEE, Los Alamitos, CA, 289--292. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Fabrizio Gambini, Stefano Faralli, Paolo Pintus, Nicola Andriolli, and Isabella Cerutti. 2015. BER evaluation of a low-crosstalk silicon integrated multi-microring network-on-chip. Optics Express 23, 13, 17169--17178.Google ScholarGoogle ScholarCross RefCross Ref
  16. Michael R. Garey and David S. Johnson. 2002. Computers and Intractability. Vol. 29. W. H. Freeman, New York, NY.Google ScholarGoogle Scholar
  17. Paolo Grani, Robert Hendry, Sandro Bartolini, and Keren Bergman. 2015. Boosting multi-socket cache-coherency with low-latency silicon photonic interconnects. In Proceedings of the 2015 International Conference on Computing, Networking, and Communications (ICNC’15). IEEE, Los Alamitos, CA, 830--836.Google ScholarGoogle ScholarCross RefCross Ref
  18. Huaxi Gu, Kwai Hung Mo, Jiang Xu, and Wei Zhang. 2009. A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’09). IEEE, Los Alamitos, CA, 19--24. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Huaxi Gu, Jiang Xu, and Zheng Wang. 2008a. A novel optical mesh network-on-chip for gigascale systems-on-chip. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS’08). IEEE, Los Alamitos, CA, 1728--1731.Google ScholarGoogle Scholar
  20. Huaxi Gu, Jiang Xu, and Zheng Wang. 2008b. ODOR: A microresonator-based high-performance low-cost router for optical networks-on-chip. In Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. ACM, New York, NY, 203--208. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Andreas Hansson, Kees Goossens, and Andrei Rădulescu. 2007. A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic. VLSI Design 2007, Article No. 68432.Google ScholarGoogle Scholar
  22. Jingcao Hu and Radu Marculescu. 2003. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the 2003 Asia and South Pacific Design Automation Conference. ACM, New York, NY, 233--239. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Jingcao Hu and Radu Marculescu. 2005. Energy-and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 4, 551--562. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Ruiqiang Ji, Lin Yang, Lei Zhang, Yonghui Tian, Jianfeng Ding, Hongtao Chen, Yangyang Lu, Ping Zhou, and Weiwei Zhu. 2011. Five-port optical router for photonic networks-on-chip. Optics Express 19, 21, 20258--20268.Google ScholarGoogle ScholarCross RefCross Ref
  25. Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, Jose F. Martinez, Alyssa B. Apsel, Matthew A. Watkins, and David H. Albonesi. 2006. Leveraging optical technology in future bus-based chip multiprocessors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, Los Alamitos, CA, 492--503. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Benjamin G. Lee, Aleksandr Biberman, Po Dong, Michal Lipson, and Keren Bergman. 2008. All-optical comb switch for multiwavelength message routing in silicon photonic networks. IEEE Photonics Technology Letters 20, 10, 767--769.Google ScholarGoogle ScholarCross RefCross Ref
  27. Bey-Chi Lin and Chin-Tau Lea. 2012. Crosstalk analysis for microring based optical interconnection networks. Journal of Lightwave Technology 30, 15, 2415--2420.Google ScholarGoogle ScholarCross RefCross Ref
  28. Martin Lukasiewycz, Michael Glaß, Felix Reimann, and Jürgen Teich. 2011. Opt4J: A modular framework for meta-heuristic optimization. In Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation. ACM, New York, NY, 1723--1730. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, and Yatin Hoskote. 2009. Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 1, 3--21. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Gianlorenzo Masini, Giovanni Capellini, Jeremy Witzens, and Cary Gunn. 2007. A four-channel, 10 Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetectors. In Proceedings of the National Fiber Optic Engineers Conference.Google ScholarGoogle ScholarCross RefCross Ref
  31. M. Mehdi Vaez and C.-T. Lea. 2000. Strictly nonblocking directional-coupler-based switching networks under crosstalk constraint. IEEE Transactions on Communication 48, 2, 316--323.Google ScholarGoogle ScholarCross RefCross Ref
  32. Kwai Hung Mo, Yaoyao Ye, Xiaowen Wu, Wei Zhang, Weichen Liu, and Jiang Xu. 2010. A hierarchical hybrid optical-electronic network-on-chip. In Proceedings of the 2010 IEEE Computer Society Annual Symposium on VLSI (ISVLSI’10). IEEE, Los Alamitos, CA, 327--332. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, and Giovanni De Micheli. 2006. A methodology for mapping multiple use-cases onto networks on chips. In Proceedings of the Conference on Design, Automation, and Test in Europe. 118--123. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Srinivasan Murali and Giovanni De Micheli. 2004. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the Conference on Design, Automation, and Test in Europe. IEEE, Los Alamitos, CA, 896--901. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, and Zhe Wang. 2014. Systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip. IEEE Transactions on CAD of Integrated Circuits and Systems 33, 3, 437--450. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. I. M. Oliver, D. J. D. Smith, and J. R. C. Holland. 1987. Study of permutation crossover operators on the traveling salesman problem. In Proceedings of the 2nd International Conference on Genetic Algorithms. 224--230. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang, and Alok Choudhary. 2009. Firefly: Illuminating future network-on-chip with nanophotonics. ACM SIGARCH Computer Architecture News 37, 429--440. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Sudeep Pasricha and Nikil Dutt. 2008. ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip. In Proceedings of the 2008 Asia and South Pacific Design Automation Conference. IEEE, Los Alamitos, CA, 789--794. Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. Andrew W. Poon, Xianshu Luo, Fang Xu, and Hui Chen. 2009. Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection. Proceedings of the IEEE 97, 7, 1216--1238.Google ScholarGoogle ScholarCross RefCross Ref
  40. Pradip Kumar Sahu and Santanu Chattopadhyay. 2013. A survey on application mapping strategies for network-on-chip design. Journal of Systems Architecture 59, 1, 60--76. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. Assaf Shacham, Keren Bergman, and Luca P. Carloni. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers 57, 9, 1246--1260. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. Krishnan Srinivasan and Karam S. Chatha. 2005. A technique for low energy mapping and routing in network-on-chip architectures. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design. ACM, New York, NY, 387--392. Google ScholarGoogle ScholarDigital LibraryDigital Library
  43. Dana Vantrease, Robert Schreiber, Matteo Monchiero, Moray McLaren, Norman P. Jouppi, Marco Fiorentino, Al Davis, Nathan Binkert, Raymond G. Beausoleil, and Jung Ho Ahn. 2008. Corona: System implications of emerging nanophotonic technology. ACM SIGARCH Computer Architecture News 36, 153--164. Google ScholarGoogle ScholarDigital LibraryDigital Library
  44. Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, and Weichen Liu. 2013. Formal worst-case analysis of crosstalk noise in mesh-based optical networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 10, 1823--1836. Google ScholarGoogle ScholarDigital LibraryDigital Library
  45. Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Wei Zhang, Qi Li, Xiaowen Wu, Yaoyao Ye, Xuan Wang, and Weichen Liu. 2010. Crosstalk noise and bit error rate analysis for optical network-on-chip. In Proceedings of the 47th Design Automation Conference. ACM, New York, NY, 657--660. Google ScholarGoogle ScholarDigital LibraryDigital Library
  46. Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, and Mahdi Nikdast. 2012. A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip. ACM Journal on Emerging Technologies in Computing Systems 8, 1, 5. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!