Abstract
Embedded systems are being increasingly network interconnected. They are required to interact with their environment through text-based protocol messages. Parsing such messages is control dominated. The work presented in this article attempts to accelerate message parsers using a codesign-based approach. We propose a generic architecture associated with an automated design methodology that enables SoC/SoPC system generation from high-level specifications of message protocols. Experimental results obtained on a Xilinx ML605 board show acceleration factors ranging from four to 11. Both static and dynamic reconfigurations of coprocessors are discussed and then evaluated so as to reduce the system hardware complexity.
- Altera. 2012. Quartus II Handbook Version 12.1, Volume 1: Design and Synthesis, Chapter 3: Design Planning for Partial Reconfiguration. Altera Corporation.Google Scholar
- Amber Open Source Project. 2013. Amber 2 Core Specification.Google Scholar
- N. Banerjee, A. Acharya, and S. K. Das. 2007. Enabling SIP-based sessions in ad hoc networks. Wireless Networks 13, 4 (August 2007), 461--479. Google Scholar
Digital Library
- Y. Ben-Asher, D. Meisler, and N. Rotem. 2010. Reducing memory constraints in modulo scheduling synthesis for FPGAs. ACM Transactions on Reconfigurable Technology and Systems 3, 3 (2010), 15:1--15:19. Google Scholar
Digital Library
- N. Borisov, D. J. Brumley, H. J. Wang, J. Dunagan, P. Joshi, and C. Guo. 2007. A generic application-level protocol analyzer and its language. In 14th Annual Network & Distributed System Security Symposium. 14:1--14:14.Google Scholar
- Y.-D. Bromberg and V. Issarny. 2005. INDISS: Interoperable discovery system for networked services. In International Conference on Middleware. 164--183. Google Scholar
Digital Library
- Y.-D. Bromberg, L. Réveillère, J. L. Lawall, and G. Muller. 2009. Automatic generation of network protocol gateways. In International Conference on Middleware. 21--41. Google Scholar
Digital Library
- L. Burgy, L. Réveillère, J. Lawall, and G. Muller. 2011. Zebu: A language-based approach for network protocol message processing. IEEE Transactions on Software Engineering 37 (2011), 575--591. Google Scholar
Digital Library
- A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, T. Czajkowski, S. Brown, and J. H. Anderson. 2012. LegUp: An open source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Transactions on Embedded Computing Systems (TECS) 1, 1 (May 2012), 1--25. Google Scholar
Digital Library
- E. Casseau and B. Le Gal. 2012. Design of multi-mode application-specific cores based on high-level synthesis. Integration, the VLSI Journal 45, 1 (2012), 9--21. Google Scholar
Digital Library
- P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn, and E. Martin. 2008. GAUT: A high-level synthesis tool for DSP applications. In High-Level Synthesis. Springer, 147--169. Google Scholar
Cross Ref
- Z. Dai, N. Ni, and J. Zhu. 2010. A 1 cycle-per-byte XML parsing accelerator. In Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’10). 199--208. Google Scholar
Digital Library
- F. Duhem, F. Muller, and P. Lorenzini. 2012. Reconfiguration time overhead on field programmable gate arrays: Reduction and cost model. IET Computers & Digital Techniques 6, 2 (March 2012), 105--113. Google Scholar
Cross Ref
- Gaisler Research. 2010. GRLIB IP Library User’s Manual.Google Scholar
- Carlo Galuzzi and Koen Bertels. 2011. The instruction-set extension problem: A survey. ACM Transactions on Reconfigurable Technology and Systems 4, 2, Article 18 (May 2011), 28 pages. DOI:http://dx.doi.org/10.1145/1968502.1968509 Google Scholar
Digital Library
- S. Krishnamurthy. 2006. TinySIP: Providing seamless access to sensor-based services. In Proceedings of the 3rd International Conferences on Mobile Ubiquitous Systems: Network Services. 1--9.Google Scholar
- C.-H. Lin, C.-T. Huang, C.-P. Jiang, and S.-C. Chang. 2006. Optimization of regular expression pattern matching circuits on FPGA. In Proceedings of the DATE Conference. 12--17. Google Scholar
Digital Library
- C. Lucarz, M. Mattavelli, M. Wipliez, G. Roquier, M. Raulet, J. Janneck, I. Miller, and D. Parlour. 2008. Dataflow/actor-oriented language for the design of complex signal processing systems. In Proceedings of the DASIP Conference. 168--175.Google Scholar
- J. V. Lunteren, T. Engbersen, J. Bostian, B. Carey, and C. Larsson. 2004. XML accelerator engine. In 1st International Workshop on High Performance XML Processing.Google Scholar
- K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot. 2012. Constraint programming approach to reconfigurable processor extension generation and application compilation. ACM Transactions on Reconfigurable Technology and Systems 5, 2 (2012), 1--38. DOI:http://dx.doi.org/10.1145/2209285.2209289 Google Scholar
Digital Library
- Mentor. 2010. Catapult C Synthesis User’s and Reference Manual.Google Scholar
- Abhishek Mitra, Walid Najjar, and Laxmi Bhuyan. 2007. Compiling PCRE to FPGA for accelerating SNORT IDS. In Proceedings of the Symposium on Architecture for Networking and Communications Systems. 127--136. Google Scholar
Digital Library
- J. Moscola, Y. H. Cho, and J. W. Lockwood. 2008. Reconfigurable content-based router using hardware-accelerated language parser. ACM Transactions on on Design Automation of Electronic Systems 13, 2 (2008). Google Scholar
Digital Library
- M. A. Pasha, S. Derrien, and O. Sentieys. 2012. System-level synthesis for wireless sensor node controllers: A complete design flow. ACM Transactions on Design Automation of Electronic Systems 17, 1 (2012), 1--24. DOI:http://dx.doi.org/10.1145/2071356.2071358 Google Scholar
Digital Library
- M. Pham, R. Bonamy, S. Pillement, and D. Chillet. 2012. Power-aware ultra-rapid reconfiguration controller. In Proceedings of the Conference on Design and Test in Europe (DATE’12). 1373--1378. Google Scholar
Digital Library
- N. Pothineni, P. Brisk, P. Lenne, A. Kumar, and K. Paul. 2010. A high-level synthesis flow for custom instruction set extensions for application-specific processors. In ACM/IEEE Asia and South Pacific Design Automation Conference. 707--712. Google Scholar
Digital Library
- L. Pozzi, K. Atasu, and P. Lenne. 2006. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Transactions on CAD of Integrated Circuits and Systems 25, 7 (2006), 1209--1229. Google Scholar
Digital Library
- N. I. Rafla and I. Gauba. 2010. A reconfigurable pattern matching hardware implementation using on-chip RAM-based FSM. In Proceedings of the MWSCAS Conference. 49--52. Google Scholar
Cross Ref
- S. Rhoads. 2009. Plasma - Most MIPS I(TM) Opcodes: Overview.Google Scholar
- R. Sidhu and V. K. Prasanna. 2001. Fast regular expression matching using FPGAs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 227--238. Google Scholar
Digital Library
- V. Sklyarov. 2002. Reconfigurable models of finite state machines and their implementation in FPGAs. EUROMICRO Journal of Systems Architecture 47, 14--15 (2002), 1043--1064. Google Scholar
Digital Library
- SPARC International Inc. 1999. The SPARC Architecture Manual.Google Scholar
- T. Stefanec and I. Skuliber. 2011. Grammar-based SIP parser implementation with performance optimizations. In Proceedings of the International Conference on Telecommunications. 81--86.Google Scholar
- P. Stuedi, M. Bihr, A. Remund, and G. Alonso. 2007. SIPHoc: Efficient SIP middleware for ad hoc networks. In Proceedings of the ACM International Conference on Middleware. 60--79. Google Scholar
Digital Library
- F. Sun, A. Raghunathan, S. Ravi, and N. Jha. 2004. Custom-instruction synthesis for extensible-processor platforms. IEEE Transactions on CAD of Integrated Circuits and Systems 23, 7 (2004), 216--228. Google Scholar
Digital Library
- Y. Tang, J. Jiang, X. Wang, Y. Wang, and B. Liu. 2010. Cache-based scalable deep packet inspection with predictive automaton. In Proceedings of the IEEE Global Telecommunications Conference. 1--5. DOI:http://dx.doi.org/10.1109/GLOCOM.2010.5683142 Google Scholar
Cross Ref
- B. Upender and P. Koopman. 1994. Communications protocols for embedded systems. ACM Transactions on Programming Languages and Systems (TOPLAS) 11, 7 (1994), 46--58.Google Scholar
- S. Wanke, M. Scharf, S. Kiesel, and S. Wahl. 2007. Measurement of the SIP parsing performance in the SIP express router. Lecture Notes in Computer Science 460 (2007), 103--110. Google Scholar
Digital Library
- Xilinx. 2012. Vivado Design Suite User Guide: Synthesis. UG901 (v2012.2).Google Scholar
- Xilinx. 2014. Vivado Design Suite User Guide - Partial Reconfiguration (UG909). Xilinx corporation.Google Scholar
- Y Explorations (YXI). 2010. eXCite C to RTL Behavioral Synthesis 4.1(a). Y Explorations (YXI).Google Scholar
Index Terms
A Flexible SoC and Its Methodology for Parser-Based Applications
Recommendations
High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing
DSD '12: Proceedings of the 2012 15th Euromicro Conference on Digital System DesignThe use of Field Programmable Gate Array (FPGA) based System on Chip (SoC) is a promising approach in Multimedia applications. In SoC, computationally intensive tasks are off-loaded to the hardware logic. A feature introduced with new FPGA devices, ...
A multi-mode video-stream processor with cyclically reconfigurable architecture
CF '08: Proceedings of the 5th conference on Computing frontiersThis paper presents an approach for development of cost-effective hardware platform for video/image processing. The approach utilizes the SRAM based reconfigurable logic devices (FPGAs) and, their capability of run-time temporal partitioning of logic ...
FPGA Implementation of F2-Linear Pseudorandom Number Generators based on Zynq MPSoC: A Chaotic Iterations Post Processing Case Study
ICETE 2016: Proceedings of the 13th International Joint Conference on e-Business and TelecommunicationsPseudorandom number generation (PRNG) is a key element in hardware security platforms like fieldprogrammable
gate array FPGA circuits. In this article, 18 PRNGs belonging in 4 families (xorshift, LFSR,
TGFSR, and LCG) are physically implemented in a ...






Comments