Enabling Compositionality for Multicore Timing Analysis

ABSTRACT

Timing compositionality is assumed by almost all multicore timing analyses. In this paper, we show that compositional timing analysis can be incorrect even for simple microarchitectures with in-order execution. We then introduce three approaches to enable sound compositional analysis: two based on analysis and one based on a hardware modification. In the experimental evaluation we explore the strengths and weaknesses of these three approaches. One of the two analysis-based approaches provides an attractive trade-off between analysis cost and precision, enabling sound compositional timing analysis even for microarchitectures with out-of-order execution.

References

1. ARM®Cortex®- A5 Processor Technical Reference Manual. page 21 and 136.
2. ARM®Cortex®- A9 Processor Technical Reference Manual. page 17 and 113.
3. ARM®Cortex®- M4 Processor Technical Reference Manual. page 22 and 43.
4. Cortex™-M4 Devices Generic User Guide. page 11.
5. A. Abel et al. Impact of resource sharing on performance and performance prediction: A survey. In CONCUR, pages 25--43, 2013.
6. S. Altmeyer, R. I. Davis, and C. Maiza. Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. Real-Time Systems, 48(5):499--526, 2012.
7. S. Altmeyer et al. A generic and compositional framework for multicore response time analysis. In RTNS, pages 129--138, 2015.
8. P. Atanassov and P. Puschner. Impact of DRAM refresh on the execution time of real-time tasks. In IEEE International Workshop on Application of Reliable Computing and Communication, 2001.
9. D. N. Bui et al. Temporal isolation on multiprocessing architectures. In DAC, pages 274--279, 2011.
10. J. V. Busquets-Mataix et al. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In RTAS, pages 204--212, June 1996.
11. S. Chattopadhyay et al. A unified WCET analysis framework for multicore platforms. ACM Trans. Embed. Comput. Syst., 13(4s):124:1--124:29, Apr. 2014.
12. D. Dasari et al. Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In TrustCom, pages 1068--1075, 2011.
13. B. D. de Dinechin et al. Time-critical computing on a single-chip massively parallel processor. In DATE, pages 1--6, 2014.
14. G. Giannopoulou et al. Timed model checking with abstractions: Towards worst-case response time analysis in resource-sharing manycore systems. In EMSOFT, pages 63--72. ACM, 2012.
15. J. Gustafsson et al. The Mälardalen WCET benchmarks: Past, present and future. In WCET, pages 136--146, 2010.
16. A. Gustavsson et al. Towards WCET analysis of multicore architectures using UPPAAL. In WCET, pages 101--112, Dagstuhl, Germany, 2010.
17. S. Hahn et al. Towards compositionality in execution time analysis -- definition and challenges. In Intl. Workshop on Compositional Theory and Technology for Real-Time Embedded Systems, December 2013.
18. S. Hahn et al. Enabling compositionality for multicore timing analysis. Technical report, Saarland University, 2016. Available: http://embedded.cs.uni-saarland.de/EnablingCompositionalityTR.pdf.
19. J. L. Hennessy and D. A. Patterson. Computer Architecture - A Quantitative Approach (5. ed.). Morgan Kaufmann, 2012.
20. W.-H. Huang et al. MIRROR: Symmetric timing analysis for real-time tasks on multicore platforms with shared resources. In DAC, June 2016.
21. M. Jacobs et al. WCET analysis for multi-core processors with shared buses and event-driven bus arbitration. In RTNS, 2015.
22. T. Kelter. WCET Analysis and Optimization for Multi-Core Real-Time Systems. PhD thesis, TU Dortmund University, 2015.
23. T. Kelter et al. Bus-aware multicore WCET analysis through TDMA offset bounds. In ECRTS, 2011.
24. T. Kelter and P. Marwedel. Parallelism analysis: Precise WCET values for complex multi-core systems. In Formal Techniques for Safety-Critical Systems - Third International Workshop, pages 142--158, 2014.
25. K. Lampka et al. A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets. Real-Time Systems, 50(5):736--773, 2014.
26. C.-G. Lee et al. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on Computers, 47(6):700--713, 1998.
27. Y. S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. IEEE Trans. on CAD of Integrated Circuits and Systems, 16(12):1477--1487, 1997.
28. I. Liu et al. A PRET microarchitecture implementation with repeatable timing and competitive performance. In ICCD, pages 87--93, 2012.
29. T. Lundqvist and P. Stenström. Timing anomalies in dynamically scheduled microprocessors. In RTSS, 1999.
30. M. Lv et al. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS, pages 339--349, 2010.
31. J. Nowotsch et al. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In ECRTS, July 2014.
32. R. Pellizzoni et al. Worst case delay analysis for memory interference in multicore systems. In DATE, pages 741--746, March 2010.
33. P. Radojković et al. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Trans. Archit. Code Optim., 8(4):34, 2012.
34. J. Reineke et al. A definition and classification of timing anomalies. In WCET, 2006.
35. J. Reineke et al. PRET DRAM controller: bank privatization for predictability and temporal isolation. In CODES+ISSS, 2011.
36. J. Reineke and R. Sen. Sound and efficient WCET analysis in the presence of timing anomalies. In WCET, 2009.
37. S. Schliecker and R. Ernst. Real-time performance analysis of multiprocessor systems with shared memory. ACM Trans. Embed. Comput. Syst., 10(2):22:1--22:27, January 2011.
38. M. Schoeberl et al. T-CREST: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture, 61(9):449--471, 2015.
39. A. Schranzhofer et al. Timing analysis for TDMA arbitration in resource sharing systems. In RTAS, pages 215--224, April 2010.
40. A. Schranzhofer et al. Timing analysis for resource access interference on adaptive resource arbiters. In RTAS, pages 213--222, April 2011.
41. J. Staschulat et al. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In ECRTS, 2005.
42. I. J. Stein. ILP-based Path Analysis on Abstract Pipeline State Graphs. PhD thesis, Saarland University, 2010.
43. S. Thesing. Safe and Precise WCET Determination by Abstract Interpretation of Pipeline Models. PhD thesis, Saarland Univ., 2004.
44. R. Wilhelm et al. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 28(7):966--978, 2009.