Abstract
This article studies the scheduling of real-time streaming applications on multiprocessor systems-on-chips with predictable memory hierarchy. An iteration-based task-FIFO co-scheduling framework is proposed for this problem. We obtain FIFO size distributions using Pareto space searching, based on which the task-to-processor mapping is obtained with the potential FIFO allocation being taken into account; then, the FIFO-to-memory allocation is optimized to minimize the total memory access cost; finally, a self-timed throughput analysis method that considers memory and direct memory access controller contention is utilized to analyze the throughput. Our methods are validated by a set of synthesized and practical applications on different platforms.
- Jude Angelo Ambrose, Isuru Nawinne, and Sri Parameswaran. 2013. Latency-constrained binding of data flow graphs to energy conscious GALS-based MPSoCs. In Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS’13). IEEE, Los Alamitos, CA, 1212--1215. Google Scholar
Cross Ref
- Neal Bambha, Vida Kianzad, Mukul Khandelia, and Shuvra S. Bhattacharyya. 2002. Intermediate representations for design automation of multiprocessor DSP systems. Design Automation for Embedded Systems 7, 4, 307--323. Google Scholar
Digital Library
- R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. 2002. Scratchpad memory: Design alternative for cache on-chip memory in embedded systems. In Proceedings of the 10th International Symposium on Hardware/Software Codesign. ACM, New York, NY, 73--78. Google Scholar
Digital Library
- L. Benini and G. De Micheli. 2002. Networks on chips: A new SoC paradigm. Computer 35, 1, 70--78. Google Scholar
Digital Library
- Shuvra S. Bhattacharyya, Praveen K. Murthy, and Edward A. Lee. 1999. Synthesis of embedded software from synchronous dataflow specifications. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology 21, 2, 151--166. Google Scholar
Digital Library
- G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete. 1994. Static scheduling of multi-rate and cyclo-static DSP-applications. In Proceedings of the 1994 Workshop on VLSI Signal Processing. IEEE, Los Alamitos, CA, 137--146. Google Scholar
Cross Ref
- Weijia Che and Karam S. Chatha. 2010. Scheduling of synchronous data flow models on scratchpad memory based embedded processors. In Proceedings of the International Conference on Computer-Aided Design. IEEE, Los Alamitos, CA, 205--212. Google Scholar
Cross Ref
- Junchul Choi, Hyunok Oh, Sungchan Kim, and Soonhoi Ha. 2012. Executing synchronous dataflow graphs on a SPM-based multicore architecture. In Proceedings of the 49th Annual Design Automation Conference. ACM, New York, NY, 664--671. Google Scholar
Digital Library
- Morteza Damavandpeyma, Sander Stuijk, Twan Basten, Marc Geilen, and Henk Corporaal. 2011. Hybrid code-data prefetch-aware multiprocessor task graph scheduling. In Proceedings of the 2011 14th Euromicro Conference on Digital System Design (DSD’11). IEEE, Los Alamitos, CA, 583--590. Google Scholar
Digital Library
- Morteza Damavandpeyma, Sander Stuijk, Twan Basten, Marc Geilen, and Henk Corporaal. 2013. Schedule-extended synchronous dataflow graphs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32, 10, 1495--1508. Google Scholar
Digital Library
- Marc Geilen. 2010. Synchronous dataflow scenarios. ACM Transactions on Embedded Computing Systems 10, 2, 16.Google Scholar
Digital Library
- A. H. Ghamarian, M. C. W. Geilen, S. Stuijk, T. Basten, A. J. M. Moonen, M. J. G Bekooij, B. D. Theelen, and M.-R. Mousavi. 2006. Throughput analysis of synchronous data flow graphs. In Proceedings of the 2006 6th International Conference on Application of Concurrency to System Design (ACSD’06). IEEE, Los Alamitos, CA, 25--36. Google Scholar
Digital Library
- Kees Goossens, Arnaldo Azevedo, Karthik Chandrasekar, Manil Dev Gomony, Sven Goossens, Martijn Koedam, Yonghui Li, et al. 2013. Virtual execution platforms for mixed-time-criticality systems: The CompSOC architecture and design flow. ACM SIGBED Review 10, 3, 23--34. Google Scholar
Digital Library
- Jingcao Hu and Radu Marculescu. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the 2004 Design, Automation, and Test in Europe Conference and Exhibition, Vol. 1. IEEE, Los Alamitos, CA, 234--239.Google Scholar
- Edward A. Lee and David G. Messerschmitt. 1987. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers 100, 1, 24--35. Google Scholar
Digital Library
- Rainer Leupers and Daniel Kotte. 2001. Variable partitioning for dual memory bank DSPs. In Proceedings of the 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP’01), Vol. 2. IEEE, Los Alamitos, CA, 1121--1124. Google Scholar
Digital Library
- Orlando Moreira and Henk Corporaal. 2014. Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor. Springer. Google Scholar
Cross Ref
- Hyunok Oh and Soonhoi Ha. 2004. Fractional rate dataflow model for efficient code synthesis. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology 37, 1, 41--51. Google Scholar
Digital Library
- Jose Luis Pino, Shuvra S. Bhattacharyya, and Edward A. Lee. 1995. A hierarchical multiprocessor scheduling system for DSP applications. In Proceedings of the 1995 Conference Record of the 29th Asilomar Conference on Signals, Systems, and Computers, Vol. 1. IEEE, Los Alamitos, CA, 122--126.Google Scholar
- Peter Poplavko, Twan Basten, Marco Bekooij, Jef van Meerbergen, and Bart Mesman. 2003. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In Proceedings of the 2003 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. Google Scholar
Digital Library
- Sebastian Ritz, Markus Willems, and Heinrich Meyr. 1995. Scheduling for optimum data memory compaction in block diagram oriented software synthesis. In Proceedings of the 1995 International Conference on Acoustics, Speech, and Signal Processing (ICASSP’95), Vol. 4. IEEE, Los Alamitos, CA, 2651--2654. Google Scholar
Cross Ref
- Oliver Sinnen. 2007. Task Scheduling for Parallel Systems. Vol. 60. John Wiley 8 Sons. Google Scholar
Cross Ref
- Sundararajan Sriram and Shuvra S. Bhattacharyya. 2012. Embedded Multiprocessors: Scheduling and Synchronization. CRC Press, Boca Raton, FL.Google Scholar
- Radu Andrei Stefan, Anca Molnos, and Kees Goossens. 2014. dAElite: A TDM NoC supporting QoS, multicast, and fast connection set-up. IEEE Transactions on Computers 63, 3, 583--594. Google Scholar
Digital Library
- S. Stuijk, T. Basten, M. C. W. Geilen, and H. Corporaal. 2007. Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In Proceedings of the 44th Annual Design Automation Conference. ACM, New York, NY, 777--782. Google Scholar
Digital Library
- Sander Stuijk, Marc Geilen, and Twan Basten. 2006a. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. In Proceedings of the 43rd Annual Design Automation Conference. ACM, New York, NY, 899--904. Google Scholar
Digital Library
- Sander Stuijk, Marc Geilen, and Twan Basten. 2006b. SDF3: SDF for free. In Proceedings of the 6th International Conference on Application of Concurrency to System Design, Vol. 6. 276--278. Google Scholar
Digital Library
- Qi Tang, Twan Basten, Marc Geilen, Sander Stuijk, and Ji-Bo Wei. 2015. Task-FIFO co-scheduling of streaming applications on MPSoCs with predictable memory hierarchy. In Proceedings of the 15th International Conference on Application of Concurrency to System Design (ACSD’15). IEEE, Los Alamitos, CA, 90--99. Google Scholar
Digital Library
- Yang Yang, Marc Geilen, Twan Basten, Sander Stuijk, and Henk Corporaal. 2011. Iteration-based trade-off analysis of resource-aware SDF. In Proceedings of the 2011 14th Euromicro Conference on Digital System Design (DSD’11). IEEE, Los Alamitos, CA, 567--574. Google Scholar
Digital Library
- Lei Zhang, Meikang Qiu, Wei-Che Tseng, and Edwin H.-M. Sha. 2010. Variable partitioning and scheduling for MPSoC with virtually shared scratch pad memory. Journal of Signal Processing Systems 58, 2, 247--265. Google Scholar
Digital Library
- Qingfeng Zhuge, Bin Xiao, and Edwin H.-M. Sha. 2002. Variable partitioning and scheduling of multiple memory architectures for DSP. In Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS’02), Vol. 2. IEEE, Los Alamitos, CA, 332. Google Scholar
Cross Ref
Index Terms
Task-FIFO Co-Scheduling of Streaming Applications on MPSoCs with Predictable Memory Hierarchy
Recommendations
Task-FIFO Co-scheduling of Streaming Applications on MPSoCs with Predictable Memory Hierarchy
ACSD '15: Proceedings of the 2015 15th International Conference on Application of Concurrency to System DesignMulti-processor systems-on-chips are widely adopted in implementing modern streaming applications to satisfy the ever increasing computing requirements. Predictable memory hierarchies, which make memory access predictable, can better satisfy the strict ...
Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation
Nonvolatile memories such as Flash memory, phase change memory (PCM), and magnetic random access memory (MRAM) have many desirable characteristics for embedded systems to employ them as main memory. However, there are two common challenges we need to ...
Variable Partitioning and Scheduling for MPSoC with Virtually Shared Scratch Pad Memory
One of the most critical components that determine the success of an MPSoC based architecture is its on-chip memory. Scratch Pad Memory (SPM) is increasingly being applied to substitute cache as the on-chip memory of embedded MPSoCs due to its superior ...






Comments