skip to main content
research-article

A High-speed Verilog HDL Simulation Method using a Lightweight Translator

Published:11 January 2017Publication History
Skip Abstract Section

Abstract

Designing with Hardware Description Languages (HDLs) is still the de facto standard way to develop FPGA-based custom computing systems, and RTL simulation is an important step in ensuring that the designed hardware behavior meets the design specification. In this paper, we propose a new high-speed Verilog HDL simulation method. It is based on two previously proposed techniques: ArchHDL and Pyverilog. ArchHDL is used as a simulation engine in the method because the RTL simulation provided by ArchHDL can be parallelized with OpenMP. We use Pyverilog to develop a code translator to convert Verilog HDL source code into ArchHDL code, and due to this, the translator can be realized and its implementation is lightweight. We compare the proposed method with Synopsys VCS, and the experimental results show that the RTL simulation behavior and speed are same as that of Synopsys VCS and up to 5.8x better respectively.

References

  1. Large FPGA Methodology Guide. http://www.xilinx.com/support/documentation/swmanuals/xilinx147/ug872largefpga.pdf.Google ScholarGoogle Scholar
  2. Shimpei Sato and Kenji Kise. Archhdl: A novel hardware rtl design environment in c++. In Kentaro Sano, Dimitrios Soudris, Michael Hubner, and Pedro C. Diniz, editors, Applied Reconfigurable Computing, volume 9040 of Lecture Notes in Computer Science, pages 53--64. Springer International Publishing, 2015.Google ScholarGoogle Scholar
  3. Shinya Takamaeda-Yamazaki. Pyverilog: A python-based hardware design processing toolkit for verilog hdl. In Kentaro Sano, Dimitrios Soudris, Michael Hubner, and Pedro C. Diniz, editors, Applied Reconfigurable Computing, volume 9040 of Lecture Notes in Computer Science, pages 451--460. Springer International Publishing, 2015.Google ScholarGoogle Scholar
  4. Synopsys vcs. http://www.synopsys.com/products/simulation/simulation.html.Google ScholarGoogle Scholar
  5. M. Nanjundappa, H.D. Patel, B.A. Jose, and S.K. Shukla. Scgpsim: A fast systemc simulator on gpus. In Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific, pages 149--154, Jan 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. S. Vinco, D. Chatterjee, V. Bertacco, and F. Fummi. Saga: Systeme acceleration on gpu architectures. In Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pages 115--120, June 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Hao Qian and Yangdong Deng. Accelerating rtl simulation with gpus. In Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on, pages 687--693, Nov 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. George Marsaglia. Xorshift rngs. Journal of Statistical Software, 8(14):1--6, 7 2003.Google ScholarGoogle ScholarCross RefCross Ref
  9. Icarus verilog. http://iverilog.icarus.com/.Google ScholarGoogle Scholar
  10. Ply (python lex-yacc). http://www.dabeaz.com/ply/.Google ScholarGoogle Scholar
  11. Jinja. http://jinja.pocoo.org/.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGARCH Computer Architecture News
    ACM SIGARCH Computer Architecture News  Volume 44, Issue 4
    HEART '16
    September 2016
    96 pages
    ISSN:0163-5964
    DOI:10.1145/3039902
    Issue’s Table of Contents

    Copyright © 2017 Authors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 11 January 2017

    Check for updates

    Qualifiers

    • research-article

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!