Abstract
Designing with Hardware Description Languages (HDLs) is still the de facto standard way to develop FPGA-based custom computing systems, and RTL simulation is an important step in ensuring that the designed hardware behavior meets the design specification. In this paper, we propose a new high-speed Verilog HDL simulation method. It is based on two previously proposed techniques: ArchHDL and Pyverilog. ArchHDL is used as a simulation engine in the method because the RTL simulation provided by ArchHDL can be parallelized with OpenMP. We use Pyverilog to develop a code translator to convert Verilog HDL source code into ArchHDL code, and due to this, the translator can be realized and its implementation is lightweight. We compare the proposed method with Synopsys VCS, and the experimental results show that the RTL simulation behavior and speed are same as that of Synopsys VCS and up to 5.8x better respectively.
- Large FPGA Methodology Guide. http://www.xilinx.com/support/documentation/swmanuals/xilinx147/ug872largefpga.pdf.Google Scholar
- Shimpei Sato and Kenji Kise. Archhdl: A novel hardware rtl design environment in c++. In Kentaro Sano, Dimitrios Soudris, Michael Hubner, and Pedro C. Diniz, editors, Applied Reconfigurable Computing, volume 9040 of Lecture Notes in Computer Science, pages 53--64. Springer International Publishing, 2015.Google Scholar
- Shinya Takamaeda-Yamazaki. Pyverilog: A python-based hardware design processing toolkit for verilog hdl. In Kentaro Sano, Dimitrios Soudris, Michael Hubner, and Pedro C. Diniz, editors, Applied Reconfigurable Computing, volume 9040 of Lecture Notes in Computer Science, pages 451--460. Springer International Publishing, 2015.Google Scholar
- Synopsys vcs. http://www.synopsys.com/products/simulation/simulation.html.Google Scholar
- M. Nanjundappa, H.D. Patel, B.A. Jose, and S.K. Shukla. Scgpsim: A fast systemc simulator on gpus. In Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific, pages 149--154, Jan 2010. Google Scholar
Digital Library
- S. Vinco, D. Chatterjee, V. Bertacco, and F. Fummi. Saga: Systeme acceleration on gpu architectures. In Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pages 115--120, June 2012. Google Scholar
Digital Library
- Hao Qian and Yangdong Deng. Accelerating rtl simulation with gpus. In Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on, pages 687--693, Nov 2011. Google Scholar
Digital Library
- George Marsaglia. Xorshift rngs. Journal of Statistical Software, 8(14):1--6, 7 2003.Google Scholar
Cross Ref
- Icarus verilog. http://iverilog.icarus.com/.Google Scholar
- Ply (python lex-yacc). http://www.dabeaz.com/ply/.Google Scholar
- Jinja. http://jinja.pocoo.org/.Google Scholar
Recommendations
Verilog HDL and its ancestors and descendants
This paper describes the history of the Verilog hardware description language (HDL), including its influential predecessors and successors. Since its creation in 1984 and first sale in 1985, Verilog has completely revolutionized the design of hardware. ...
On the use of Verilog HDL in the conversion of existing hardware designs to newer technology
IVC '96: Proceedings of the 1996 IEEE International Verilog HDL Conference (IVC '96)The trend towards greater integration of hardware continues, with the attendant benefits of increased density, speed, manufacturability, and reliability. When the updating of an existing design to a new hardware technology becomes necessary, its ...






Comments