research-article

An FPGA Solver for Partial MaxSAT Problems Based on Stochastic Local Search

Abstract

In this paper, we propose an FPGA solver for partial maximum satisfiability (PMS) problems based on the Dist algorithm, which is one of the best performing stochastic local search algorithms for PMS problems. The Dist algorithm searches for a truth assignment for the variables that satisfies all of the hard clauses and as many soft clauses as possible by iteratively selecting a variable using a heuristic and flipping its truth value. During each iteration, new candidate variables for flipping are generated and existing ones may disappear. In our solver, the variables that may become new candidates for flipping are evaluated by parallel and pipeline processing, and then only the variables that actually become the candidates for flipping are extracted and gathered up in concurrent with the pipeline processing. The extraction process is not influenced by the number of the new candidates or their random generation, which minimizes the disturbance of the parallel and pipeline processing. Our FPGA solver can solve large PMS problems up to 7.74 times faster than running Dist on CPU.

References

  1. S. Cai, C. Luo, J. Thoronton and K. Su, "Tailoring Local Search for Partial MaxSAT", AAAI-14, pp. 2623--2629, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. B. Selman, H. Kautz and B. Cohen, "Noise Strategies for Improving Local Search", AAAI-94, pp. 337--343, 1994. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. D. McAllester, B. Selman and H. Kautz, "Evidence for Invariants in Local Search", AAAI-97, pp. 321--326, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. R. Yap, S. Wang and M. Henz, "Real-time Reconfigurable Hardware WSAT Variants", FPL-2003, pp. 488--496, 2003.Google ScholarGoogle Scholar
  5. K. Kanazawa and T. Maruyama, "An Approach for Solving Large SAT Problems on FPGA", Trans. ACM-TRETS Vol.4, No.1, Article 10, pp.1--pp.21, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. K. Kanazawa and T. Maruyama, "FPGA Acceleration of SAT/MaxSAT Solving using Variable-way Cache", FPL-14, pp.1--4, 2014.Google ScholarGoogle Scholar
  7. "Ninth MaxSAT Evaluation", http://www.maxsat.udl.cat/14/Google ScholarGoogle Scholar

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Article Metrics

    • Downloads (Last 12 months)13
    • Downloads (Last 6 weeks)0

    Other Metrics

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!