Abstract
A system of interacting agents is, by definition, very demanding in terms of computational resources. Although multi-agent systems have been used to solve complex problems in many areas, it is usually very difficult to perform large-scale simulations in their targeted serial computing platforms. Reconfigurable hardware, in particular Field Programmable Gate Arrays devices, have been successfully used in High Performance Computing applications due to their inherent flexibility, data parallelism, and algorithm acceleration capabilities. Indeed, reconfigurable hardware seems to be the next logical step in the agency paradigm, but only a few attempts have been successful in implementing multi-agent systems in these platforms. This article discusses the problem of inter-agent communications in Field Programmable Gate Arrays. It proposes a Network-on-Chip in a hierarchical star topology to enable agents’ transactions through message broadcasting using the Open Core Protocol as an interface between hardware modules. A customizable router microarchitecture is described and a multi-agent system is created to simulate and analyse message exchanges in a generic heavy traffic load agent-based application. Experiments have shown a throughput of 1.6Gbps per port at 100MHz without packet loss and seamless scalability characteristics.
- Rob Allan. 2010. Survey of Agent Based Modelling and Simulation Tools. Technical Report DL-TR-2010-007.Google Scholar
- Anon. 2012. Cognitive agent architecture (cougaar) open source project site. Retrieved from http://cougaar.org.Google Scholar
- Mouna Baklouti and Mohamed Abid. 2014. Multi-softcore architecture on FPGA. In International Journal of Reconfigurable Computing table of contents archive. Vol. 2014. Article No. 14. Hindawi Publishing Corp. New York, NY, United States. Google Scholar
Digital Library
- Fabio Bellifemine, Giovanni Caire, and Dominic Greenwood. 2007. Developing Multi-Agent Systems with JADE. John Wiley 8 Sons, West Sussex, England. Google Scholar
Digital Library
- Luca Benini and G. De Micheli. 2002. Networks on chips: A new soc paradigm. Computer 35, 1 (2002), 70--78. Google Scholar
Digital Library
- Stefan Bosse. 2015. Design and simulation of material-integrated distributed sensor processing with a code-based agent platform and mobile multi-agent systems. Sensors 15, 2 (2015), 4513--4549.Google Scholar
Cross Ref
- Stefan Bosse. 2014. Distributed agent-based computing in material-embedded sensor network systems with the agent-on-chip architecture. IEEE Sens. J. 14, 7 (July 2014), 2159--2170.Google Scholar
Cross Ref
- R. A. Brooks. 1986. A robust layered control system for a mobile robot. IEEE J. Robot. Autom. 2, 1 (1986), 14--23.Google Scholar
Cross Ref
- Snaider Carrillo et al. 2013. Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations. IEEE Trans. Parallel Distrib. Syst. 24, 12 (Dec. 2013), 2451--2461. Google Scholar
Digital Library
- Edward Chen, Victor Gusev, Dorian Sabaz, Lesley Shannon, and William A. Gruver. 2011. Holonic and multi-agent systems for manufacturing, Vladimír Mařík, pavel Vrba, and Paulo Leitão, eds. Holonic Multi-Agent Syst. 6867 (2011), 94--102.Google Scholar
Cross Ref
- Xiaorong Chen. 2003. Co-evolutionary multi-agent-based modeling of artificial stock market by using the GP approach. In Proceedings of the IEEE International Conference on Computational Intelligence for Financial Engineering (CIFER’03). IEEE, 159--165.Google Scholar
- Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Vijaykrishnan Narayanan, and Chita R. Das. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA’09). IEEE, 175--186.Google Scholar
- Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen. 2011. Agent-based on-chip network using efficient selection method. In Proceedings of the 19th International Conference on VLSI and System-on-Chip (VLSI-SoC). IEEE, 284--289.Google Scholar
Cross Ref
- Jacques Ferber. 1999. Multiagent Systems: An Introduction to Distributed AI. Addison-Wesley. Google Scholar
Digital Library
- Eduardo A. Gerlein, T. M. McGinnity, Ammar Belatreche, Sonya Coleman, and Yuhua Li. 2014a. Hardware-based agent modelling : Event-driven reactive architecture (EDRA). In Proceedings of the 13th International Conference on Autonomous Agents and Multiagent Systems (AAMAS’14). International Foundation for Autonomous Agents and Multiagent Systems, 1497--1498. Google Scholar
Digital Library
- Eduardo A. Gerlein, T. M. McGinnity, Ammar Belatreche, Sonya Coleman, and Yuhua Li. 2014b. Multi-agent pre-trade analysis acceleration in FPGA. In Proceedings of the International Conference on Computational Intelligence for Financial Engineering and Economics (CIFER’14). IEEE.Google Scholar
Cross Ref
- Maya Gokhale et al. 2008. Hardware technologies for high-performance data-intensive computing. Computer 41, 4 (April 2008), 60--68. Google Scholar
Digital Library
- Enrique González, Jamir Avila, and César Bustacara. 2003. BESA: Behavior-oriented, event-driven and social-based agent framework. In Proceedings of the Parallel and Distributed Processing Techniques and Applications -- (PDPTA’03). CSREA Press.Google Scholar
- Enrique González and Miguel Torres. 2006. Organizational approach for agent oriented programming. In Proceedings of the 8th International Conference on Enterprise Information Systems (ICEIS’06). 75--80.Google Scholar
- IEEE. 2012. The Foundation of Intelligent Physical Agents (FIPA). Retrieved from http://fipa.org/.Google Scholar
- Natalie Enright Jerger and Li-Shiuan Peh. 2009. On-Chip Networks. Morgan 8 Claypool Publishers.Google Scholar
- Abbas Eslami Kiasari, Axel Jantsch, and Zhonghai Lu. 2013. Mathematical formalisms for performance evaluation of networks-on-chip. ACM Comput. Surv. 45, 3 (2013), 1--41. Google Scholar
Digital Library
- Sean Luke, Claudio Cioffi-Revilla, Liviu Panait, Keith Sullivan, and Gabriel Balan. 2005. MASON: A multiagent simulation environment. Simulation 81, 7 (July 2005), 517--527. Google Scholar
Digital Library
- Slobodan Lukovic and Nikolaos Christianos. 2010. Hierarchical multi-agent protection system for NoC based MPSoCs. In Proceedings of the International Workshop on Security and Dependability for Resource Constrained Embedded Systems (S&D4RCES’’’10). ACM Press, 1. Google Scholar
Digital Library
- A. Theodore Markettos, Paul J. Fox, Simon W. Moore, and Andrew W. Moore. 2014. Interconnect for commodity FPGA clusters : Standardized or customized ? In Proceedings of the Field Programmable Logic and Applications (FPL’14). 1--8.Google Scholar
- Yan Meng. 2005. An agent-based reconfigurable system-on-chip architecture for real-time systems. In Proceedings of the 2nd International Conference on Embedded Software and Systems (ICESS’05), Laurence T. Yang, Evi Syukur, and Seng W. Loke, eds. IEEE, 166--173. Google Scholar
Digital Library
- Paul A. Merolla et al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science (80). 345, 6197 (2014), 668--673.Google Scholar
- Nelson Minar, Roger Burkhart, Chris Langton, and Manor Askenazi. 1996. The Swarm Simulation System: A Toolkit for Building Multi-Agent Simulations—Working Paper 96-06-042, Santa Fe, USA.Google Scholar
- Hamid Reza Naji, Letha Etzkorn, and B. Ear. Wells. 2004. Applying multi agent techniques to reconfigurable systems. Adv. Eng. Softw. 35, 7 (July 2004), 401--413. Google Scholar
Digital Library
- Hamid Reza Naji, B. Ear. Wells, and Letha Etzkorn. 2004. Creating an adaptive embedded system by applying multi-agent techniques to reconfigurable hardware. Future Gener. Comput. Syst. 20, 6 (August 2004), 1055--1081. Google Scholar
Digital Library
- OCP International Partnership. 2009. Open Core Protocol Specification 3.0. (2009), 494.Google Scholar
- Timothy O'Sullivan and Richard Studdert. 2005. Agent technology and reconfigurable computing for mobile devices. In Proceedings of the ACM Symposium on Applied Computing (SAC’05). ACM Press, 963. Google Scholar
Digital Library
- Sunghyun Park, Tushar Krishna, Chia-Hsin Chen, Bhavya Daya, Anantha Chandrakasan, and Li-Shiuan Peh. 2012. Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI. In Proceedings of the 49th Annual Conference on Design Automation (DAC’12). ACM Press, 398. Google Scholar
Digital Library
- Dirk Pawlaszczyk and Steffen Strassburger. 2009. Scalability in distributed simulations of agent-based models. In Proceedings of the 2009 Winter Simulation Conference (WSC’09). IEEE, 1189--1200. Google Scholar
Digital Library
- Phillip Stroud, Sara Del Valle, Stephen Sydoriak, Jane Riese, and Susan Mniszewski. 2007. Spatial dynamics of pandemic influenza in a massive artificial society. J. Artif. Soc. Soc. Simul. 10, 4 (2007), 3. DOI:http://dx.doi.org/ArticleGoogle Scholar
- Blesson Varghese, Gerard McKee, and Vassil Alexandrov. 2014. Automating fault tolerance in high-performance computational biological jobs using multi-agent approaches. Comput. Biol. Med. 48, 1 (2014), 28--41.Google Scholar
Cross Ref
Index Terms
Network on Chip Architecture for Multi-Agent Systems in FPGA
Recommendations
Network-on-chip for a partially reconfigurable FPGA system
ICS '13: Proceedings of the 27th international ACM conference on International conference on supercomputingA custom FPGA-based, 1U CubeSat form-factor reconfigurable computing development platform has been designed and built for the purpose of implementing and testing multicore and multiprocessor systems. The platform was designed to leverage the active ...
Embedding of a real time image stabilization algorithm on a parameterizable SoPC architecture a chip multi-processor approach
Highly regular multi-processor architectures are suitable for inherently highly parallelizable applications such as most of the image processing domain. Systems embedded in a single programmable chip platform (SoPC) allow hardware designers to tailor ...
Merging Programming Models and On-chip Networks to Meet the Programmable and Performance Needs of Multi-core Systems on a Programmable Chip
RECONFIG '10: Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAsThe Reconfigurable Data-Stream Hardware Software Architecture (Redsharc) is a programming model and network-on-a-chip solution designed to scale to meet the performance needs of multi-core systems on a programmable chip. Redsharc uses an abstract API ...






Comments