Abstract
Recent industrial trends favor the adoption of multi-core architectures for mixed-criticality applications. Although several mixed-criticality multi-core scheduling approaches have been proposed, currently there are few implementations on hardware that demonstrate efficient resource utilization and the ability to bound interference on shared resources. To address this necessity, we develop a mixed-criticality runtime environment on the Kalray MPPA-256 Andey many-core platform. The runtime environment implements a scheduling policy based on adaptive temporal partitioning. We develop models, methods and implementation principles to implement the necessary scheduling primitives, to achieve high platform utilization and to perform a compositional worst-case execution time analysis. The bounds account for scheduling overheads and for the inter-task interference on the platform’s shared memory. Using realistic benchmarks from avionics and signal processing, we validate the correctness and tightness of the bounds and demonstrate a high platform utilization.
- AbsInt. 2015. aiT Worst-Case Execution time Analyzers. https://www.absint.com/ait/. (2015).Google Scholar
- Sanjoy Baruah, Vincenzo Bonifaci, Gianlorenzo DAngelo, Haohan Li, Alberto Marchetti-Spaccamela, Suzanne Van Der Ster, and Leen Stougie. 2012. The preemptive uniprocessor scheduling of mixed-criticality implicit-deadline sporadic task systems. In Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on. IEEE, 145--154. Google Scholar
Digital Library
- M. Becker, D. Dasari, B. Nicolic, B. Akesson, V. Nélis, and T. Nolte. 2016. Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform. In ECRTS. 14--24.Google Scholar
- A. Burns, T. Fleming, and S. Baruah. 2015. Cyclic Executives, Multi-core Platforms and Mixed Criticality Applications. In ECRTS. 3--12. Google Scholar
Digital Library
- M. Chisholm, B. C. Ward, N. Kim, and J. H. Anderson. 2015. Cache Sharing and Isolation Tradeoffs in Multicore Mixed-Criticality Systems. In RTSS. 305--316. Google Scholar
Digital Library
- D. Dasari, B. Akesson, V. Nélis, M. A. Awan, and S. M. Petters. 2013. Identifying the sources of unpredictability in COTS-based multicore systems. In SIES. 39--48.Google Scholar
- Benoît Dupont de Dinechin, Duco van Amstel, Marc Poulhiès, and Guillaume Lager. 2014. Time-critical Computing on a Single-chip Massively Parallel Processor. In DATE. 97:1--97:6. Google Scholar
Digital Library
- Guy Durrieu, Madeleine Faugere, Sylvain Girbal, Daniel Gracia Pérez, Claire Pagetti, and Wolfgang Puffitsch. 2014. Predictable flight management system implementation on a multicore processor. In ERTS.Google Scholar
- Leonardo Ecco, Sebastian Tobuschat, Selma Saidi, and Rolf Ernst. 2014. A mixed critical memory controller using bank privatization and fixed priority scheduling. In RTCSA. 1--10.Google Scholar
- Stuart Fisher. 2013. Certifying applications in a multi-core environment: The world’s first multi-core certification to SIL 4. SYSGO white paper (2013).Google Scholar
- Georgia Giannopoulou, Nikolay Stoimenov, Pengcheng Huang, Lothar Thiele, and Benoît Dupont de Dinechin. 2016. Mixed-Criticality Scheduling on Cluster-Based Manycores with Shared Communication and Storage Resources. Real-Time Systems 52, 4 (2016), 399--449. Google Scholar
Digital Library
- M. Hassan and H. Patel. 2016. Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems. In RTAS.Google Scholar
- Pengcheng Huang, Georgia Giannopoulou, Rehan Ahmed, Davide Basilio Bartolini, and Lothar Thiele. 2015. An Isolation Scheduling Model for Multicores. In RTSS. Google Scholar
Digital Library
- Jung-Eun Kim, Man-Ki Yoon, R. Bradford, and Lui Sha. 2014. Integrated Modular Avionics (IMA) Partition Scheduling with Conflict-Free I/O for Multicore Avionics Systems. In COMPSAC. 321--331. Google Scholar
Digital Library
- N. Kim, B. C. Ward, M. Chisholm, C. Y. Fu, and others. 2016. Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning. In RTAS. Google Scholar
Digital Library
- M. S. Mollison, J. P. Erickson, J. H. Anderson, S. K. Baruah, J. A. Scoredos, and others. 2010. Mixed-criticality real-time scheduling for multicore systems. In ICCIT. 1864--1871. Google Scholar
Digital Library
- C. Pagetti, D. Saussié, R. Gratia, E. Noulard, and P. Siron. 2014. The ROSACE case study: From Simulink specification to multi/many-core execution. In RTAS. 309--318.Google Scholar
- Rodolfo Pellizzoni, Bach D. Bui, Marco Caccamo, and Lui Sha. 2008. Coscheduling of cpu and i/o transactions in cots-based embedded systems. In Real-Time Systems Symposium, 2008. IEEE, 221--231. Google Scholar
Digital Library
- Q. Perret, P. Maurere, E. Noulard, C. Pagetti, P. Sainrat, and B. Triquet. 2016. Temporal Isolation of Hard Real-Time Applications on Many-Core Processors. In RTAS.Google Scholar
- Lukas Sigrist, Georgia Giannopoulou, Pengcheng Huang, Andres Gomez, and Lothar Thiele. 2015. Mixed-Criticality Runtime Mechanisms and Evaluation on Multicores. In RTAS. 194--206.Google Scholar
- Stefanos Skalistis and Alena Simalatsar. 2016. Worst-Case Execution Time Analysis for Many-Core Architectures with NoC. In FORMATS. 211--227.Google Scholar
- Pranav Tendulkar, Peter Poplavko, Jules Maselbas, Ioannis Galanommatis, and Oded Maler. 2015. A Runtime Environment for Real-time Streaming Applications on Clustered Multi-cores. Technical Report TR-2015-6. Verimag Research Report.Google Scholar
- William Thies, Michal Karczmarek, and Saman P. Amarasinghe. 2002. StreamIt: A Language for Streaming Applications. In CC. 179--196. Google Scholar
Digital Library
- Domiţian Tămaş-Selicean and Paul Pop. 2015. Design Optimization of Mixed-Criticality Real-Time Embedded Systems. ACM TECS 14, 3 (2015), 1--29. Google Scholar
Digital Library
- S. Vestal. 2007. Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In RTSS. 239--243. Google Scholar
Digital Library
- Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. 2009. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 7 (2009), 966--978. Google Scholar
Digital Library
- Heechul Yun, Renato Mancuso, Zheng-Pei Wu, and Rodolfo Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS. 155--166.Google Scholar
- H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In RTAS. 55--64. Google Scholar
Digital Library
Index Terms
Implementation of Partitioned Mixed-Criticality Scheduling on a Multi-Core Platform
Recommendations
Performance Gaps between OpenMP and OpenCL for Multi-core CPUs
ICPPW '12: Proceedings of the 2012 41st International Conference on Parallel Processing WorkshopsOpenCL and OpenMP are the most commonly used programming models for multi-core processors. They are also fundamentally different in their approach to parallelization. In this paper, we focus on comparing the performance of OpenCL and OpenMP. We select ...
parMERASA -- Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System DesignEngineers who design hard real-time embedded systems express a need for several times the performance available today while keeping safety as major criterion. A breakthrough in performance is expected by parallelizing hard real-time applications and ...
Accelerating critical section execution with asymmetric multi-core architectures
ASPLOS 2009To improve the performance of a single application on Chip Multiprocessors (CMPs), the application must be split into threads which execute concurrently on multiple cores. In multi-threaded applications, critical sections are used to ensure that only ...






Comments