Abstract
Three-dimensional (3D) flash memory is an emerging memory technology that enables a number of improvements to conventional planar NAND flash memory, including larger capacity, less program disturbance, and lower access latency. In contrast to conventional planar flash memory, 3D flash memory adopts charge-trapping mechanism. NAND strings punch through multiple stacked layers to form the three-dimensional infrastructure. However, the etching processes for NAND strings are unable to produce perfectly vertical features, especially on the scale of 20 nanometers or less. The process variation will cause uneven distribution of electrons, which poses a threat to the integrity of data stored in flash.
This paper present P-Alloc, a process-variation tolerant reliability management strategy for 3D charge-trapping flash memory. P-Alloc offers both hardware and software support to allocate data to the 3D flash in the presence of process variation. P-Alloc predicts the state of a physical page, i.e., the basic unit for each write or read operation in flash memory, and tries to assign critical data to more reliable pages. A hardware-based voltage threshold compensation scheme is also proposed to further reduce the faults. We demonstrate the viability of the proposed scheme using a variety of realistic workloads. Our extensive evaluations show that, P-Alloc significantly enhances the reliability and reduces the access latency compared to the baseline scheme.
- H.-Y. Chang, C.-C. Ho, Y.-H. Chang, Y.-M. Chang, and T.-W. Kuo. 2016. How to enable software isolation and boost system performance with sub-block erase over 3D flash memory. In Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES’16). pages 6:1--6:10. Google Scholar
Digital Library
- Y.-M. Chang, Y.-H. Chang, T.-W. Kuo, H.-P. Li, and Y.-C. Li. 2013. A disturb-alleviation scheme for 3D flash memory. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’13). 421--428. Google Scholar
Digital Library
- Y.-M. Chang, Y.-C. Li, Y.-H. Chang, T.-W. Kuo, C.-C. Hsieh, and H.-P. Li. 2015. On relaxing page program disturbance over 3D MLC flash memory. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’15). 479--486. Google Scholar
Digital Library
- R. Chen, Y. Wang, D. Liu, Z. Shao, and S. Jiang. 2017. Heating dispersal for self-healing NAND flash memory. IEEE Trans. Comput. 66, 2 (Feb 2017), 361--367. Google Scholar
Digital Library
- R. Chen, Y. Wang, and Z. Shao. 2013. DHeating: Dispersed heating repair for self-healing NAND flash memory. In Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’13). pages 7:1--7:10. Google Scholar
Digital Library
- S. Choi, K. Park, M. Passerini, H. Park, D. Kim, C. Kim, K. Park, and J. Kim. 2015. A cell current compensation scheme for 3D NAND FLASH memory. In 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC’15). 1--4.Google Scholar
- P. Y. Du, H. T. Lue, S. Y. Wang, T. Y. Huang, K. Y. Hsieh, R. Liu, and C. Y. Lu. 2008. A study of gate-sensing and channel-sensing (GSCS) transient analysis method part II: Study of the intra-nitride behaviors and reliability of SONOS-type devices. IEEE Transactions on Electron Devices 55, 8 (Aug 2008), 2229--2237.Google Scholar
Cross Ref
- Y. Guan, G. Wang, C. Ma, R. Chen, Y. Wang, and Z. Shao. 2017. A block-level log-block management scheme for MLC NAND flash memory storage systems. IEEE Trans. Comput. PP, 99 (2017), 1--1.Google Scholar
- J. Guo, C. Min, T. Cai, and Y. Chen. 2016. A design to reduce write amplification in object-based NAND flash devices. In Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES’16). 5:1--5:10. Google Scholar
Digital Library
- J. Guo, W. Wen, J. Hu, D. Wang, H. Li, and Y. Chen. 2015. FlexLevel: A novel NAND flash storage system design for LDPC latency reduction. In Proceedings of the 52Nd Annual Design Automation Conference (DAC’15). 194:1--194:6. Google Scholar
Digital Library
- Y. Han, Z. Huo, X. Li, G. Chen, X. Yang, D. Zhang, Y. Wang, T. Ye, and M. Liu. 2013. Investigation of charge loss mechanism of thickness-scalable trapping layer by variable temperature Kelvin probe force microscopy. IEEE Electron Device Letters 34, 7 (July 2013), 870--872.Google Scholar
Cross Ref
- Y. H. Hsiao, H. T. Lue, W. C. Chen, K. P. Chang, Y. H. Shih, B. Y. Tsui, K. Y. Hsieh, and C. Y. Lu. 2014. Modeling the impact of random grain boundary traps on the electrical behavior of vertical gate 3-D NAND flash memory devices. IEEE Transactions on Electron Devices 61, 6 (June 2014), 2064--2070.Google Scholar
Cross Ref
- Y. H. Hsiao, H. T. Lue, T. H. Hsu, K. Y. Hsieh, and C. Y. Lu. 2010. A critical examination of 3D stackable NAND flash memory architectures by simulation study of the scaling capability. In 2010 IEEE International Memory Workshop. 1--4.Google Scholar
- C. C. Hsieh, H. T. Lue, T.-H. Hsu, P.-Y. Du, K.-H. Chiang, and C.-Y. Lu. 2016. A monte carlo simulation method to predict large-density NAND product memory window from small-array test element group (TEG) verified on a 3D NAND Flash test chip. In 2016 IEEE Symposium on VLSI Technology (VLSIT’16). 1--2.Google Scholar
Cross Ref
- C. H. Hung, M. F. Chang, Y. S. Yang, Y. J. Kuo, T. N. Lai, S. J. Shen, J. Y. Hsu, S. N. Hung, H. T. Lue, Y. H. Shih, S. L. Huang, T. W. Chen, T. S. Chen, C. K. Chen, C. Y. Hung, and C. Y. Lu. 2015. Layer-aware program-and-read schemes for 3D stackable vertical-gate BE-SONOS NAND flash against cross-layer process variations. IEEE Journal of Solid-State Circuits 50, 6 (June 2015), 1491--1501.Google Scholar
Cross Ref
- C. H. Hung, H. T. Lue, K. P. Chang, C. P. Chen, Y. H. Hsiao, S. H. Chen, Y. H. Shih, K. Y. Hsieh, M. Yang, J. Lee, S. Y. Wang, T. Yang, K. C. Chen, and C. Y. Lu. 2011. A highly scalable vertical gate (VG) 3D NAND Flash with robust program disturb immunity using a novel PN diode decoding structure. In 2011 Symposium on VLSI Technology - Digest of Technical Papers. 68--69.Google Scholar
- J. Jang, H.-S. Kim, W. Cho, H. Cho, J. Kim, S.-I. Shim, Y. Jang, J.-H. Jeong, B.-K. Son, D.-W. Kim, K., J.-J. Shim, J.-S. Lim, K.-H. Kim, S.-Y. Yi, J.-Y. Lim, D. Chung, H.-C. Moon, S. Hwang, J.-W. Lee, Y.-H. Son, U.-I. Chung, and W.-S. Lee. 2009. Vertical cell array using TCAT (Terabit Cell array transistor) technology for ultra high density NAND flash memory. In Proceedings of the 2009 Symposium on VLSI Technology (VLSIT’09). 192--193.Google Scholar
- R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, Y. Nagata, L. Zhang, Y. Iwata, R. Kirisawa, H. Aochi, and A. Nitayama. 2009. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In Proceedings of the 2009 Symposium on VLSI Technology (VLSIT’09). 136--137.Google Scholar
- J. Kim, A. J. Hong, S.M. Kim, E. B. Song, J. H. Park, J. Han, S. Choi, D. Jang, J.-T. Moon, and K. L. Wang. 2009. Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive). In Proceedings of the 2009 Symposium on VLSI Technology (VLSIT’09). 186--187.Google Scholar
- W. Kim, S. Choi, J. Sung, T. Lee, C. Park, H. Ko, J. Jung, I. Yoo, and Y. Park. 2009. Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage. In Proceedings of the 2009 Symposium on VLSI Technology (VLSIT’09). 188--189.Google Scholar
- J. Lee, J. Jang, J. Lim, Y. G. Shin, K. Lee, and E. Jung. 2016. A new ruler on the storage market: 3D-NAND flash for high-density memory and its technology evolutions and challenges on the future. In 2016 IEEE International Electron Devices Meeting (IEDM’16). 11.2.1--11.2.4.Google Scholar
- S. Lee, D. Shin, Y. Kim, and J. Kim. 2016. Exploiting sequential and temporal localities to improve performance of NAND flash-based SSDs. ACM Transactions on Storage 12, 3, Article 15 (May 2016), 1--4. Google Scholar
Digital Library
- R. Liu, H. T. Lue, K. C. Chen, and C.-Y. Lu. 2009. Reliability of barrier engineered charge trapping devices for sub-30nm NAND flash. In 2009 IEEE International Electron Devices Meeting (IEDM’09). 1--4.Google Scholar
- C. Y. Lu. 2012. Future prospects of NAND flash memory technology--the evolution from floating gate to charge trapping to 3D stacking.Journal of Nanoscience and Nanotechnology 12, 10 (2012), 7604--18.Google Scholar
- N. Papandreou, T. Parnell, H. Pozidis, T. Mittelholzer, E. Eleftheriou, C. Camp, T. Griffin, G. Tressler, and A. Walls. 2015. Enhancing the reliability of MLC NAND flash memory systems by read channel optimization. ACM Trans. Des. Autom. Electron. Syst. 20, 4, 62:1--62:24 (Sept. 2015). Google Scholar
Digital Library
- N. Ramaswamy and G. S. Sandhu. 2015. Charge-trap based memory. US Patent, US 9,029,256 B2 (2015).Google Scholar
- Y. Wang, M. Huang, Z. Shao, H. Chan, L. A. D. Bathen, and N. D. Dutt. 2014. A reliability-aware address mapping strategy for NAND flash memory storage systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 11 (Nov 2014), 1623--1631.Google Scholar
- Y. Wang, Z. Shao, H. C. B. Chan, L. A. D. Bathen, and N. D. Dutt. 2014. A reliability enhanced address mapping strategy for three-dimensional (3-D) NAND flash memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 11 (Nov 2014), 2402--2410.Google Scholar
Cross Ref
- Y. Wang, T. Wang, D. Liu, Z. Shao, and J. Xue. 2017. Fine grained, direct access file system support for storage class memory. Journal of Systems Architecture 72 (2017), 80--92. Google Scholar
Digital Library
- Y. Wang, M. Zhang, L. Dong, and X. Yang. 2016. A thermal-aware physical space allocation strategy for 3D flash memory storage systems. In Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED’16). 290--295. Google Scholar
Digital Library
- Y. Wang, M. Zhang, and J. Yang. 2017. Temperature-aware data allocation strategy for 3D charge-trap flash memory. In 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). 572--577.Google Scholar
- M.-C. Yang, Y.-H. Chang, and T.-W. Kuo. 2015. Virtual flash chips: Rethinking the layer design of flash devices to improve data recoverability. In Proceedings of the 52nd Annual Design Automation Conference (DAC’15). 93:1--193:6. Google Scholar
Digital Library
- C. Zhang, Y. Wang, T. Wang, R. Chen, D. Liu, and Z. Shao. 2014. Deterministic crash recovery for NAND flash based storage systems. In Proceedings of the 51st Annual Design Automation Conference (DAC’14). 93:1--193:6. Google Scholar
Digital Library
- M. Zheng, J. Tucek, F. Qin, M. Lillibridge, B. W. Zhao, and E. S. Yang. 2016. Reliability analysis of SSDs under power fault. ACM Trans. Comput. Syst. 34(4):10:1--10:28. (Nov. 2016). Google Scholar
Digital Library
Index Terms
P-Alloc: Process-Variation Tolerant Reliability Management for 3D Charge-Trapping Flash Memory
Recommendations
A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems
ISLPED '16: Proceedings of the 2016 International Symposium on Low Power Electronics and DesignThree-dimensional (3D) flash memory stacks layers of data storage cells vertically to overcome the scaling limits in conventional planar NAND flash memory. Current 3D flash memory faces new challenges including thermal issues and complex manufacturing ...
Exploiting Sequential and Temporal Localities to Improve Performance of NAND Flash-Based SSDs
NAND flash-based Solid-State Drives (SSDs) are becoming a viable alternative as a secondary storage solution for many computing systems. Since the physical characteristics of NAND flash memory are different from conventional Hard-Disk Drives (HDDs), ...
A workload-aware flash translation layer enhancing performance and lifespan of TLC/SLC dual-mode flash memory in embedded systems
Similar to traditional NAND flash memory, triple-level cell (TLC) flash memory is used as secondary storage to meet the fast growing demands on storage capacity. TLC flash memory exhibits attractive features such as shock resistance, high density, low ...






Comments