skip to main content
research-article

A Majority-Based Reliability-Aware Task Mapping in High-Performance Homogenous NoC Architectures

Authors Info & Claims
Published:06 December 2017Publication History
Skip Abstract Section

Abstract

This article presents a new reliability-aware task mapping approach in a many-core platform at design time for applications with DAG-based task graphs. The main goal is to devise a task mapping which meets a predefined reliability threshold considering a minimized performance degradation. The proposed approach uses a majority-voting replication technique to fulfill error-masking capability. A quantitative reliability model is also proposed for the platform. Our platform is a homogenous many-core architecture with mesh-based interconnection using traditional deterministic XY routing algorithm. Our iterative approach is applicable to an unlimited number of system fault types. All parts of the platform, including cores, links, and routers, are assumed to be prone to failures. We used the MNLP optimization technique to find the optimal mapping of the presented task graph. Experimental results show that our suggested task mappings not only comply with predefined reliability thresholds but also achieve notable time complexity reduction with respect to exhaustive space exploration.

References

  1. A. Agarwal, C. Iskander, and R. Shankar. 2009. Survey of network on chip (noc) architectures 8 contributions. Journal of Engineering, Computing and Architecture 3, 1 (2009), 21--7.Google ScholarGoogle Scholar
  2. Anne Benoit, Fanny Dufossé, Alain Girault, and Yves Robert. 2013. Reliability and performance optimization of pipelined real-time systems. Journal of Parallel and Distributed Computing 73, 6 (2013), 851--865. http://www.sciencedirect.com/science/article/pii/S0743731513000348. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. D. Bertozzi and L. Benini. 2004. Feature - Xpipes: A network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits and Systems Magazine 4, 2 (Jan 2004), 18--31.Google ScholarGoogle ScholarCross RefCross Ref
  4. Kshitij Bhardwaj, Sanghamitra Roy, and Koushik Chakraborty. 2012. Power-performance yield optimization for MPSoCs using MILP. In The 13th International Symposium on Quality Electronic Design (ISQED). IEEE, 764--771.Google ScholarGoogle ScholarCross RefCross Ref
  5. Tobias Bjerregaard and Shankar Mahadevan. 2006. A survey of research and practices of network-on-chip. ACM Computing Surveys (CSUR) 38, March 2006 (2006). Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Cristiana Bolchini and Antonio Miele. 2010. Reliability-driven system-level synthesis of embedded systems. In Proceedings of the 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE, 35--43. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Cristiana Bolchini and Antonio Miele. 2013. Reliability-driven system-level synthesis for mixed-critical embedded systems. IEEE Transactions on Computing 62, 12 (dec 2013), 2489--2502. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Shekhar Borkar. 2007. Thousand core chips. In Proceedings of the 44th Annual Conference on Design Automation (DAC’07). ACM Press, New York, 746. 0738100XGoogle ScholarGoogle ScholarDigital LibraryDigital Library
  9. Björn B. Brandenburg, John M. Calandrino, and James H. Anderson. 2008. On the scalability of real-time scheduling algorithms on multicore platforms: A case study. In Proceedings of the 2008 Real-Time Systems Symposium. IEEE, 157--169. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Ewerson Carvalho, Ney Calazans, and Fernando Moraes. 2009. Investigating runtime task mapping for NoC-based multiprocessor SoCs. In Proceedings of the 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC) (Oct 2009), 71--76.Google ScholarGoogle ScholarCross RefCross Ref
  11. Sandra Catalan, Jorge Gonzalez Dominguez, Rafael Mayo, and Enrique S. Quintana Orti. 2014. Analyzing the energy efficiency of the memory subsystem in multicore processors. In Proceedings of the 2014 IEEE International Symposium on Parallel and Distributed Processing with Applications. IEEE, 10--17. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Thidapat Chantem, X. Sharon Hu, and Robert P. Dick. 2011. Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19, 10 (oct 2011), 1884--1897. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Matteo Chiesi, Luca Vanzolini, Claudio Mucci, Eleonora Franchi Scarselli, and Roberto Guerrieri. 2015. Power-aware job scheduling on heterogeneous multicore architectures. IEEE Transactions on Parallel and Distributed Systems 26, 3 (Mar 2015), 868--877.Google ScholarGoogle ScholarCross RefCross Ref
  14. Junchul Choi, Hyunok Oh, Sungchan Kim, and Soonhoi Ha. 2012. Executing synchronous dataflow graphs on a SPM-based multicore architecture. In Proceedings of the 49th Annual Design Automation Conference on (DAC’12). ACM Press, New York, 664. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. W. J. Dally. 1990. Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computing 39, 6 (Jun 1990), 775--785. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. William J. Dally and Charles L. Seitz. 1986. The torus routing chip. Distributed Computing 1, 4 (dec 1986), 187--196.Google ScholarGoogle ScholarCross RefCross Ref
  17. B. P. Dave and N. K. Jha. 1999. COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance. IEEE Transactions on Computing 48, 4 (Apr 1999), 417--441. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Robert I. Davis and Alan Burns. 2011. A survey of hard real-time scheduling for multiprocessor systems. Computing Surveys 43, 4 (Oct 2011), 1--44. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Yiqiang Ding and Wei Zhang. 2013. Multicore real-time scheduling to reduce inter-thread cache interferences. Journal of Computing Science and Engineering 7, 1 (Mar 2013), 67--80.Google ScholarGoogle ScholarCross RefCross Ref
  20. José Duato. 1995. A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems 6, 10 (1995), 1055--1067. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Juan J. Durillo, Vlad Nae, and Radu Prodan. 2013. Multi-objective workflow scheduling: An analysis of the energy efficiency and makespan tradeoff. In 2013 13th IEEE/ACM International Symposium on Cluster, Cloud, and Grid Computing. IEEE, 203--210.Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, and Farhad Mehdipour. 2013. MD: Minimal path-based fault-tolerant routing in on-chip networks. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) (Jan 2013), 35--40.Google ScholarGoogle ScholarCross RefCross Ref
  23. Jose Flich, Tor Skeie, Andres Mejia, Olav Lysne, Pedro Lopez, Antonio Robles, Jose Duato, Michihiro Koibuchi, Tomas Rokicki, and Jose Carlos Sancho. 2012. A survey and evaluation of topology-agnostic deterministic routing algorithms. IEEE Transactions on Parallel and Distributed Systems 23, 3 (Mar 2012), 405--425. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Mahboobeh Ghorbani. 2012. A variation and energy aware ILP formulation for task scheduling in MPSoC. In Proceedings of the 13th International Symposium on Quality Electronic Design (ISQED). IEEE, 772--777.Google ScholarGoogle ScholarCross RefCross Ref
  25. A. Girault and H. Kalla. 2009. A novel bicriteria scheduling heuristics providing a guaranteed global system failure rate. IEEE Transactions on Dependable and Secure Computing 6, 4 (Oct 2009), 241--254. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Alain Girault, Érik Saule, and Denis Trystram. 2009. Reliability versus performance for critical applications. Journal of Parallel and Distributed Computing 69, 3 (2009), 326--336. http://www.sciencedirect.com/science/article/pii/S0743731508001986. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Jia Huang, Jan Olaf Blech, Andreas Raabe, Christian Buckl, and Alois Knoll. 2011. Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems. In Proceedings of the 7th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’11). ACM Press, New York, 247. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Lin Huang and Qiang Xu. 2008. On modeling the lifetime reliability of homogeneous manycore systems. In Proceedings of the 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing. IEEE, 87--94. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Benedikt Huber, Wolfgang Puffitsch, and Martin Schoeberl. 2012. Worst-case execution time analysis-driven object cache design. Concurrency and Computation: Practice and Experience 24, 8 (Jun 2012), 753--771. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. V. Izosimov, I. Polian, P. Pop, and P. Eles. 2009. Analysis and optimization of fault-tolerant embedded systems with hardened processors. In Proceedings of the 2009 Design, Automation 8 Test in Europe Conference 8 Exhibition. IEEE, 682--687. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Haris Javaid and Sri Parameswaran. 2009. A design flow for application specific heterogeneous pipelined multiprocessor systems. In Proceedings of the 46th Annual Design Automation Conference on ZZZ (DAC’09). ACM Press, New York, 250. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. Emmanuel Jeannot, Erik Saule, and Denis Trystram. 2008. Bi-objective approximation scheme for makespan and reliability optimization on uniform parallel machines. In Proceedings of the 14th International Euro-Par Conference (Lecture Notes in Computer Science), Vol. 5168. Springer Berlin, 77--886. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. Natalie Enright Jerger and Li-Shiuan Peh. 2009. On-chip networks. Synthesis Lectures on Computer Architecture 4, 1 (Jan 2009), 1--141.Google ScholarGoogle ScholarCross RefCross Ref
  34. Xin Jiang and Takahiro Watanabe. 2013. A novel fully adaptive fault-tolerant routing algorithm for 3D network-on-chip. In 2013 IEEE International Conference of IEEE Region 10 (TENCON’13). IEEE, 1--4.Google ScholarGoogle ScholarCross RefCross Ref
  35. J. C. Knight. 2002. Safety critical systems: Challenges and directions. In Proceedings of the 24th International Conference on Software Engineering (ICSE’02). ACM, 547--550. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. I. Koren Krishna and C. M. 2007. Fault-Tolerant Systems. Morgan-Kaufman. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. A. Lifa, P. Eles, Zebo Peng, and V. Izosimov. 2010. Hardware/software optimization of error detection implementation for real-time embedded systems. In Proceedings of the 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). IEEE, 41--50. http://ieeexplore.ieee.org/articleDetails.jsp?arnumber=5751522. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Chih-Sheng Lin, Chao-Sheng Lin, Yu-Shin Lin, Pao-Ann Hsiung, and Chihhsiong Shih. 2013. Multi-objective exploitation of pipeline parallelism using clustering, replication and duplication in embedded multi-core systems. Journal of Systems Architecture (Jun 2013). Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. R. E. Lyons and W. Vanderkulk. 1962. The use of triple-modular redundancy to improve computer reliability. IBM Journal of Research and Development 6, 2 (Apr 1962), 200--209. Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. Ran Manevich, Israel Cidon, Avinoam Kolodny, Isask’har Walter, and Shmuel Wimer. 2011. A cost effective centralized adaptive routing for networks-on-chip. 2011 14th Euromicro Conference on Digital System Design 9, 2 (Aug 2011), 39--46. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. Sorin Manolache, Petru Eles, and Zebo Peng. 2008. Task mapping and priority assignment for soft real-time applications under deadline miss ratio constraints. ACM Transactions on Embedded Computing Systems 7, 2 (Feb 2008), 1--35. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. José Luis March, Julio Sahuquillo, Salvador Petit, Houcine Hassan, and José Duato. 2013. Power-aware scheduling with effective task migration for real-time multicore embedded systems. Concurrency and Computation: Practice and Experience 25, 14 (Sep 2013), 1987--2001.Google ScholarGoogle ScholarCross RefCross Ref
  43. Davit Mirzoyan, Benny Akesson, and Kees Goossens. 2012. Process-variation aware mapping of real-time streaming applications to MPSoCs for improved yield. In Proceedings of the 13th International Symposium on Quality Electronic Design (ISQED). IEEE, 41--48.Google ScholarGoogle ScholarCross RefCross Ref
  44. Bayan Nimer and Hakduran Koc. 2013. Improving reliability through task recomputation in heterogeneous multi-core embedded systems. 2013 International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE) (May 2013), 72--77.Google ScholarGoogle ScholarCross RefCross Ref
  45. Heikki Orsila, Tero Kangas, Erno Salminen, Timo D. Hämäläinen, and Marko Hännikäinen. 2007. Automated memory-aware application distribution for multi-processor system-on-chips. Journal of Systems Architecture 53, 11 (Nov 2007), 795--815. Google ScholarGoogle ScholarDigital LibraryDigital Library
  46. Luciano Ost, Fernando Moraes, Marcelo Mandelli, Gabriel Marchesan Almeida, Leandro Moller, Leandro Soares Indrusiak, Gilles Sassatelli, Pascal Benoit, Manfred Glesner, and Michel Robert. 2013. Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach. ACM Transactions on Embedded Computing Systems 12, 3 (Mar 2013), 1--22. Google ScholarGoogle ScholarDigital LibraryDigital Library
  47. Sascha Plazar, Jan C. Kleinsorge, Peter Marwedel, and Heiko Falk. 2012. WCET-aware static locking of instruction caches. In Proceedings of the 10th International Symposium on Code Generation and Optimization (CHO’12). ACM Press, New York, 44. Google ScholarGoogle ScholarDigital LibraryDigital Library
  48. P. Pop, V. Izosimov, and P. Eles. 2009. Design optimization of time- and cost-constrained fault-tolerant embedded systems with checkpointing and replication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17, 3 (Mar 2009), 389--402. Google ScholarGoogle ScholarDigital LibraryDigital Library
  49. Bharathwaj Raghunathan, Yatish Turakhia, Siddharth Garg, and Diana Marculescu. 2013. Cherry-picking: Exploiting process variations in dark-silicon homogeneous chip multi-processors. In Proceedings of the 2013 Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’13). IEEE Conference Publications, 39--44. Google ScholarGoogle ScholarDigital LibraryDigital Library
  50. Chae-eun Rhee. 2004. Many-to-many core-switch mapping in 2-D mesh NoC architectures. In Proceedings of the 2004 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD 2004).IEEE, 438--443. Google ScholarGoogle ScholarDigital LibraryDigital Library
  51. Pradip Kumar Sahu and Santanu Chattopadhyay. 2013. A survey on application mapping strategies for network-on-chip design. Journal of Systems Architecture 59, 1 (Jan 2013), 60--76. Google ScholarGoogle ScholarDigital LibraryDigital Library
  52. Pradip Kumar Sahu, Tapan Shah, Kanchan Manna, and Santanu Chattopadhyay. 2014. Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 2 (Feb 2014), 300--312. Google ScholarGoogle ScholarDigital LibraryDigital Library
  53. Lars Schor, Iuliana Bacivarov, Devendra Rai, Hoeseok Yang, and Shin-haeng Kang. 2012. Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. (2012).Google ScholarGoogle Scholar
  54. L. Schor, H. Yang, I. Bacivarov, and L. Thiele. 2013. Thermal-aware task assignment for real-time applications on multi-core systems. 7542 (2013).Google ScholarGoogle Scholar
  55. D. P. Siewiorek. 1975. Reliability modeling of compensating module failures in majority voted redundancy. IEEE Transactions on Computing C-24, 5 (May 1975), 525--533. Google ScholarGoogle ScholarDigital LibraryDigital Library
  56. Amit Kumar Singh. 2013. RUN-time Mapping Techniques for Noc-based Heterogeneous MPSOC Platforms. PHD. Nanyang Technological University.Google ScholarGoogle Scholar
  57. Amit Kumar Singh, Wu Jigang, Akash Kumar, and Thambipillai Srikanthan. 2010. Run-time mapping of multiple communicating tasks on MPSoC platforms. Procedia Computer Science 1, 1 (May 2010), 1019--1026.Google ScholarGoogle ScholarCross RefCross Ref
  58. Neil R. Storey. 1996. Safety Critical Computer Systems. Addison-Wesley Longman, Boston, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  59. Po-An Tsai, Yu-Hsin Kuo, En-Jui Chang, Hsien-Kai Hsin, and An-Yeu Wu. 2013. Hybrid path-diversity-aware adaptive routing with latency prediction model in network-on-chip systems. In 2013 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT). IEEE, 1--4.Google ScholarGoogle ScholarCross RefCross Ref
  60. Shengquan Wang and Jian-Jia Chen. 2010. Thermal-aware lifetime reliability in multicore systems. In 2010 11th International Symposium on Quality Electronic Design (ISQED). IEEE, 399--405.Google ScholarGoogle ScholarCross RefCross Ref
  61. David Wentzlaff, Bruce Edwards, and John F. Brown Iii. 2007. On-chip interconnection architecture of the tile processor. IEEE Micro 27, 5 (2007), 15--31. Google ScholarGoogle ScholarDigital LibraryDigital Library
  62. Jungsook Yang, Chuny Chun, Nader Bagherzadeh, and Seung Eun Lee. 2011. Load balancing for data-parallel applications on network-on-chip enabled multi-processor platform. In 2011 19th International Euromicro Conference on Parallel, Distributed, and Network-Based Processing. IEEE, 439--446. Google ScholarGoogle ScholarDigital LibraryDigital Library
  63. Heechul Yun, Renato Mancuso, Zheng-Pei Wu, and Rodolfo Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 155--166.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. A Majority-Based Reliability-Aware Task Mapping in High-Performance Homogenous NoC Architectures

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!