Abstract
Emerging nonvolatile RAM (NVRAM) technologies have a limit on the number of writes that can be made to any cell, similar to the erasure limits in NAND Flash. This motivates the need for wear leveling techniques to distribute the writes evenly among the cells. Unlike NAND Flash, cells in NVRAM can be rewritten without the need for erasing the entire containing block, avoiding the issues of space reclamation and garbage collection, motivating alternate approaches to the problem. In this article, we propose a hierarchical wear-leveling model called Ouroboros wear leveling. Ouroboros uses a two-level strategy whereby frequent low-cost intraregion wear leveling at small granularity is combined with interregion wear leveling at a larger time interval and granularity. Ouroboros is a hybrid migration scheme that exploits correct demand predictions in making better wear-leveling decisions while using randomization to avoid wear-leveling attacks by deterministic access patterns. We also propose a way to optimize wear-leveling parameter settings to meet a target smoothness level under limited time and space overhead constraints for different memory architectures and trace characteristics. Several experiments are performed on synthetically generated memory traces with special characteristics, two block-level storage traces, and two memory-line-level memory traces. The results show that Ouroboros wear leveling can distribute writes smoothly across the whole NVRAM with no more than 0.2% space overhead and 0.52% time overhead for a 512GB memory.
- Yoshihiro Arimoto and Hiroshi Ishiwara. 2004. Current status of ferroelectric random-access memory. Mrs Bulletin 29, 11 (2004), 823--828. Google Scholar
Cross Ref
- Amir Ban. 2004. Wear leveling of static areas in flash memory. (May 4, 2004). Retrieved from https://www.google.com/patents/US6732221. US Patent 6,732,221.Google Scholar
- Avraham Ben-Aroya and Sivan Toledo. 2006. Competitive analysis of flash-memory algorithms. In European Symposium on Algorithms. Springer, 100--111. Google Scholar
Digital Library
- Geoffrey W. Burr, Matthew J. Breitwisch, Michele Franceschini, Davide Garetto, Kailash Gopalakrishnan, Bryan Jackson, Bülent Kurdi, Chung Lam, Luis A. Lastras, Alvaro Padilla, Bipin Rajendran, Simone Raoux, and Rohit S. Shenoy. 2010. Phase change memory technology. Journal of Vacuum Science 8 Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena 28, 2 (2010), 223–262.Google Scholar
Cross Ref
- Li-Pin Chang. 2007. On efficient wear leveling for large-scale flash-memory storage systems. In Proceedings of the 2007 ACM Symposium on Applied Computing. ACM, 1126--1130. Google Scholar
Digital Library
- Chieh-Fang Chen, A. Schrott, M. H. Lee, S. Raoux, Y. H. Shih, M. Breitwisch, F. H. Baumann, E. K. Lai, T. M. Shaw, P. Flaitz, R. Cheek, E. A. Joseph, S. H. Chen, B. Rajendran, H. L. Lung, and C. Lam. 2009. Endurance improvement of Ge2Sb2Te5-based phase change memory. In 2009 IEEE International Memory Workshop (IMW’09). IEEE, 1--2. Google Scholar
Cross Ref
- Sangyeun Cho and Hyunjin Lee. 2009. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009 (MICRO-42). IEEE, 347--357. Google Scholar
Digital Library
- Xiangyu Dong, Xiaoxia Wu, Guangyu Sun, Yuan Xie, Helen Li, and Yiran Chen. 2008. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In 45th ACM/IEEE Design Automation Conference, 2008 (DAC’08). IEEE, 554--559. Google Scholar
Digital Library
- Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, and Daniel Mossé. 2010. Increasing PCM main memory lifetime. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 914--919. Google Scholar
Digital Library
- John L. Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34, 4 (2006), 1--17. Google Scholar
Digital Library
- Jingtong Hu, Qingfeng Zhuge, Chun Jason Xue, Wei-Che Tseng, and Edwin H.-M. Sha. 2013. Software enabled wear-leveling for hybrid PCM main memory on embedded systems. In 2013 Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’13). IEEE, 599--602. Google Scholar
Digital Library
- Yiming Huai. 2008. Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects. AAPPS Bulletin 18, 6 (2008), 33--40.Google Scholar
- Corporation Intel. 2016. Persistent memory programming. Retrieved from http://pmem.io.Google Scholar
- Engin Ipek, Jeremy Condit, Edmund B. Nightingale, Doug Burger, and Thomas Moscibroda. 2010. Dynamically replicated memory: Building reliable systems from nanoscale resistive memories. In ACM SIGARCH Computer Architecture News, Vol. 38. ACM, 3--14. Google Scholar
Digital Library
- Yongsoo Joo, Dimin Niu, Xiangyu Dong, Guangyu Sun, Naehyuck Chang, and Yuan Xie. 2010. Energy-and endurance-aware design of phase change memory caches. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 136--141. Google Scholar
Digital Library
- Ricardo Koller and Raju Rangaswami. 2010. I/O deduplication: Utilizing content similarity to improve I/O performance. ACM Transactions on Storage (TOS) 6, 3 (2010), 13. Google Scholar
Digital Library
- Emre Kültürsay, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS’13). IEEE, 256--267.Google Scholar
Cross Ref
- Benjamin C. Lee, Engin Ipek, Onur Mutlu, and D. B. 2009. Architecting phase change memory as a scalable dram alternative. In ACM SIGARCH Computer Architecture News 37, 3 (2009), 2--13. Google Scholar
Digital Library
- Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2010. Phase change memory architecture and the quest for scalability. Communications of the ACM 53, 7 (2010), 99--106. Google Scholar
Digital Library
- Benjamin C. Lee, Ping Zhou, Jun Yang, Youtao Zhang, Bo Zhao, Engin Ipek, Onur Mutlu, and Doug Burger. 2010. Phase-change technology and the future of main memory. IEEE Micro 30, 1 (2010), 143. Google Scholar
Digital Library
- Dean L. Lewis and Hsien-Hsin S. Lee. 2009. Architectural evaluation of 3D stacked RRAM caches. In IEEE International Conference on 3D System Integration (3DIC). IEEE, 1--4.Google Scholar
- Duo Liu, Tianzheng Wang, Yi Wang, Zili Shao, Qingfeng Zhuge, and Edwin Sha. 2013. Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems. In 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC’13). IEEE, 279--284.Google Scholar
- Jagan Singh Meena, Simon Min Sze, Umesh Chand, and Tseung-Yuen Tseng. 2014. Overview of emerging nonvolatile memory technologies. Nanoscale Research Letters 9, 1 (2014), 1--33. Google Scholar
Cross Ref
- Sparsh Mittal and Jeffrey S. Vetter. 2015. AYUSH: A technique for extending lifetime of SRAM-NVM hybrid caches. In IEEE Computer Architecture Letters 14, 2 (2015), 115--118. Google Scholar
Digital Library
- Dushyanth Narayanan, Austin Donnelly, and Antony Rowstron. 2008. Write off-loading: Practical power management for enterprise storage. ACM Transactions on Storage (TOS) 4, 3 (2008), 10. Google Scholar
Digital Library
- Moinuddin K. Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srinivasan, Luis Lastras, and Bulent Abali. 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 14--23. Google Scholar
Digital Library
- M. J. Rozenberg, I. H. Inoue, and M. J. Sanchez. 2004. Nonvolatile memory with multilevel switching: A basic model. Physical Review Letters 92, 17 (2004), 178302.Google Scholar
Cross Ref
- Ali Sheikholeslami and P. Glenn Gulak. 2000. A survey of circuit innovations in ferroelectric random-access memories. Proceedings of the IEEE 88, 5 (2000), 667--689. Google Scholar
Cross Ref
- Shivaram Venkataraman, Niraj Tolia, Parthasarathy Ranganathan, and Roy H. Campbell. 2011. Consistent and durable data structures for non-volatile byte-addressable memory. In FAST, Vol. 11. 61--75. Google Scholar
Digital Library
- Guan Wang, Fei Peng, Lei Ju, Lei Zhang, and Zhiping Jia. 2014. Double circulation wear leveling for PCM-based embedded systems. In Advanced Computer Architecture. Springer, 190--200. Google Scholar
Cross Ref
- H.-S. Philip Wong, Simone Raoux, SangBum Kim, Jiale Liang, John P. Reifenberg, Bipin Rajendran, Mehdi Asheghi, and Kenneth E. Goodson. 2010. Phase change memory. Proceedings of the IEEE 98, 12 (2010), 2201--2227.Google Scholar
Cross Ref
- Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In IEEE International Symposium on Circuits and Systems, 2007 (ISCAS’07). IEEE, 3014--3017. Google Scholar
Cross Ref
- Joosung Yun, Sunggu Lee, and Sungjoo Yoo. 2012. Bloom filter-based dynamic wear leveling for phase-change RAM. In Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 1513--1518. Google Scholar
Digital Library
- Bo Zhao. 2013. Improving phase change memory (PCM) and spin-torque-transfer magnetic-RAM (STT-MRAM) as next-generation memories: A circuit perspective. Diss. University of Pittsburgh.Google Scholar
- Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. ACM SIGARCH Computer Architecture News 37, 3 (2009), 14--23. Google Scholar
Digital Library
Index Terms
Ouroboros Wear Leveling for NVRAM Using Hierarchical Block Migration
Recommendations
An Efficient Wear-level Architecture using Self-adaptive Wear Leveling
ICPP '20: Proceedings of the 49th International Conference on Parallel ProcessingThe non-volatile memory (NVM) is becoming the main device of next-generation memory, due to the high density, near-zero standby power, non-volatile and byte-addressable features. The multi-level cell (MLC) technique has been used in non-volatile memory ...
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on MicroarchitecturePhase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure only a maximum of 107 - 108 writes, making a PCM based system have a lifetime ...
Wear rate leveling: lifetime enhancement of PRAM with endurance variation
DAC '11: Proceedings of the 48th Design Automation ConferenceThe limited write endurance of phase change random access memory (PRAM) is one of the major obstacles for PRAM-based main memory. Wear leveling techniques were proposed to extend its lifetime by balancing writes traffic. Another important concern that ...






Comments