skip to main content
article

Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems

Published:21 June 2017Publication History
Skip Abstract Section

Abstract

The Clock Constraint Specification Language (CCSL) is a formal language companion to MARTE (shorthand for Modeling and Analysis of Real-Time and Embedded systems), a UML profile used to facilitate the design and analysis of real-time and embedded systems. CCSL is proposed to specify constraints on the occurrences of events in systems. However, the language lacks efficient verification support to formally analyze temporal properties, which are important properties to real-time and embedded systems. In this paper, we propose an SMT-based approach to model checking of the temporal properties specified in Linear Temporal Logic (LTL) for CCSL by transforming CCSL constraints and LTL formulas into SMT formulas. We implement a prototype tool for the proposed approach and use the state-of-the-art tool Z3 as its underlying SMT solver. We model two practical real-time and embedded systems, i.e., a traffic light controller and a power window system in CCSL , and model check LTL properties of them using the proposed approach. Experimental results demonstrate the effectiveness and efficiency of our approach.

References

  1. C. André. Syntax and semantics of the clock constraint specification language (CCSL). PhD thesis, INRIA, 2009.Google ScholarGoogle Scholar
  2. C. André and F. Mallet. Specification and verification of time requirements with CCSL and Esterel. In Proceedings of the LCTES 2009, volume 44 of ACM Sigplan Notices, pages 167–176. ACM, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. S. Bardin, A. Finkel, and J. Leroux. FASTer acceleration of counter automata in practice. In Proceedings of the 10th TACAS, volume 2988 of LNCS, pages 576–590. Springer, 2004.Google ScholarGoogle Scholar
  4. C. Barrett, C. L. Conway, M. Deters, L. Hadarean, D. Jovanovi´c, T. King, A. Reynolds, and C. Tinelli. CVC4. In Proceedings of the 23rd CAV, volume 6806 of LNCS, pages 171–177. Springer, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. C. Barrett, P. Fontaine, and C. Tinelli. The SMT-LIB standard: Version 2.5. SMT-LIB. org, 2016.Google ScholarGoogle Scholar
  6. A. Biere, A. Cimatti, E. M. Clarke, et al. Bounded model checking. Advances in computers, 58:117–148, 2003.Google ScholarGoogle Scholar
  7. F. Boulanger, A. Dogui, C. Hardebolle, C. Jacquet, D. Marcadet, and I. Prodan. Semantic adaptation using CCSL clock constraints. In Proceedings of MODELS 2011, volume 7167 of LNCS, pages 104– 118. Springer, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. A. Cimatti, M. Pistore, M. Roveri, and R. Sebastiani. Improving the encoding of LTL model checking into SAT. In International Workshop on Verification, Model Checking, and Abstract Interpretation, pages 196–207. Springer, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. B. Cohen, S. Venkataramanan, and A. Kumari. SystemVerilog Assertions Handbook:–for Formal and Dynamic Verification. VhdlCohen Publishing, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. D. R. Cok, D. Déharbe, and T. Weber. The 2014 SMT competition. Journal on Satisfiability, Boolean Modeling and Computation, 9:207– 242, 2016.Google ScholarGoogle ScholarCross RefCross Ref
  11. L. M. de Moura and N. Bjørner. Z3: an efficient SMT solver. In Proceedings of the 14th TACAS, volume 4963 of LNCS, pages 337– 340. Springer, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. J. DeAntoni and F. Mallet. Timesquare: Treat your models with logical time. In Proceedings of TOOLS 2012, volume 7304 of LNCS, pages 34–41. Springer, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. C. P. Gomes, H. Kautz, A. Sabharwal, and B. Selman. Satisfiability solvers. Foundations of Artificial Intelligence, 3:89–134, 2008.Google ScholarGoogle ScholarCross RefCross Ref
  14. E.-Y. Kang and P.-Y. Schobbens. Schedulability analysis support for automotive systems: from requirement to implementation. In Proceedings of the 29th SAC, pages 1080–1085. ACM, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. F. Mallet. MARTE/CCSL for modeling Cyber-Physical Systems. In Proceedings of the Formal Modeling and Verification of Cyber-Physical Systems, pages 26–49. Springer, 2015.Google ScholarGoogle Scholar
  16. F. Mallet and R. de Simone. Correctness issues on MARTE/ CCSL constraints. Sci. Comp. Prog., 106:78–92, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. OMG. UML profile for MARTE: modeling and analysis of real-time embedded systems, 2015.Google ScholarGoogle Scholar
  18. J. Suryadevara, C. C. Seceleanu, F. Mallet, et al. Verifying MARTE/CCSL mode behaviors using UPPAAL. In Proceedings of the 11th SEFM, volume 8137 of LNCS, pages 1–15. Springer, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. J. Vidal, F. De Lamotte, G. Gogniat, P. Soulard, and J.-P. Diguet. A codesign approach for embedded system modeling and code generation with UML and MARTE. In Proceedings of the Conference on Design, Automation and Test in Europe, pages 226–231. European Design and Automation Association, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. L. Yin, F. Mallet, and J. Liu. Verification of MARTE/CCSL time requirements in Promela/SPIN. In Proceedings of the 16th ICECCS, pages 65–74. IEEE CS, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. H. Yu, J. Talpin, L. Besnard, T. Gautier, H. Marchand, and P. L. Guernic. Polychronous controller synthesis from MARTE/CCSL timing specifications. In Proceedings of the 9th IEEE/ACM MEMOCODE, pages 21–30. IEEE, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. M. Zhang and F. Mallet. An executable semantics of clock constraint specification language and its applications. In Proceedings of the 4th FTSCS, volume 596 of CCIS, pages 37–51. Springer, 2015.Google ScholarGoogle Scholar
  23. M. Zhang, F. Mallet, and H. Zhu. An SMT-based approach to the formal analysis of MARTE/CCSL. In Proceedings of the 18th ICFEM, volume 10009 of LNCS, pages 433–449. Springer, 2016.Google ScholarGoogle Scholar
  24. W. Zhang. SAT-based verification of LTL formulas. In Proceedings of FMICS 2006, volume 4346 of LNCS, pages 277–292. Springer, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM SIGPLAN Notices
        ACM SIGPLAN Notices  Volume 52, Issue 5
        LCTES '17
        May 2017
        120 pages
        ISSN:0362-1340
        EISSN:1558-1160
        DOI:10.1145/3140582
        Issue’s Table of Contents
        • cover image ACM Conferences
          LCTES 2017: Proceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems
          June 2017
          120 pages
          ISBN:9781450350303
          DOI:10.1145/3078633
          • General Chair:
          • Vijay Nagarajan,
          • Program Chair:
          • Zili Shao

        Copyright © 2017 ACM

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 21 June 2017

        Check for updates

        Qualifiers

        • article

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!