Abstract
The Clock Constraint Specification Language (CCSL) is a formal language companion to MARTE (shorthand for Modeling and Analysis of Real-Time and Embedded systems), a UML profile used to facilitate the design and analysis of real-time and embedded systems. CCSL is proposed to specify constraints on the occurrences of events in systems. However, the language lacks efficient verification support to formally analyze temporal properties, which are important properties to real-time and embedded systems. In this paper, we propose an SMT-based approach to model checking of the temporal properties specified in Linear Temporal Logic (LTL) for CCSL by transforming CCSL constraints and LTL formulas into SMT formulas. We implement a prototype tool for the proposed approach and use the state-of-the-art tool Z3 as its underlying SMT solver. We model two practical real-time and embedded systems, i.e., a traffic light controller and a power window system in CCSL , and model check LTL properties of them using the proposed approach. Experimental results demonstrate the effectiveness and efficiency of our approach.
- C. André. Syntax and semantics of the clock constraint specification language (CCSL). PhD thesis, INRIA, 2009.Google Scholar
- C. André and F. Mallet. Specification and verification of time requirements with CCSL and Esterel. In Proceedings of the LCTES 2009, volume 44 of ACM Sigplan Notices, pages 167–176. ACM, 2009. Google Scholar
Digital Library
- S. Bardin, A. Finkel, and J. Leroux. FASTer acceleration of counter automata in practice. In Proceedings of the 10th TACAS, volume 2988 of LNCS, pages 576–590. Springer, 2004.Google Scholar
- C. Barrett, C. L. Conway, M. Deters, L. Hadarean, D. Jovanovi´c, T. King, A. Reynolds, and C. Tinelli. CVC4. In Proceedings of the 23rd CAV, volume 6806 of LNCS, pages 171–177. Springer, 2011. Google Scholar
Digital Library
- C. Barrett, P. Fontaine, and C. Tinelli. The SMT-LIB standard: Version 2.5. SMT-LIB. org, 2016.Google Scholar
- A. Biere, A. Cimatti, E. M. Clarke, et al. Bounded model checking. Advances in computers, 58:117–148, 2003.Google Scholar
- F. Boulanger, A. Dogui, C. Hardebolle, C. Jacquet, D. Marcadet, and I. Prodan. Semantic adaptation using CCSL clock constraints. In Proceedings of MODELS 2011, volume 7167 of LNCS, pages 104– 118. Springer, 2011. Google Scholar
Digital Library
- A. Cimatti, M. Pistore, M. Roveri, and R. Sebastiani. Improving the encoding of LTL model checking into SAT. In International Workshop on Verification, Model Checking, and Abstract Interpretation, pages 196–207. Springer, 2002. Google Scholar
Digital Library
- B. Cohen, S. Venkataramanan, and A. Kumari. SystemVerilog Assertions Handbook:–for Formal and Dynamic Verification. VhdlCohen Publishing, 2005. Google Scholar
Digital Library
- D. R. Cok, D. Déharbe, and T. Weber. The 2014 SMT competition. Journal on Satisfiability, Boolean Modeling and Computation, 9:207– 242, 2016.Google Scholar
Cross Ref
- L. M. de Moura and N. Bjørner. Z3: an efficient SMT solver. In Proceedings of the 14th TACAS, volume 4963 of LNCS, pages 337– 340. Springer, 2008. Google Scholar
Digital Library
- J. DeAntoni and F. Mallet. Timesquare: Treat your models with logical time. In Proceedings of TOOLS 2012, volume 7304 of LNCS, pages 34–41. Springer, 2012. Google Scholar
Digital Library
- C. P. Gomes, H. Kautz, A. Sabharwal, and B. Selman. Satisfiability solvers. Foundations of Artificial Intelligence, 3:89–134, 2008.Google Scholar
Cross Ref
- E.-Y. Kang and P.-Y. Schobbens. Schedulability analysis support for automotive systems: from requirement to implementation. In Proceedings of the 29th SAC, pages 1080–1085. ACM, 2014. Google Scholar
Digital Library
- F. Mallet. MARTE/CCSL for modeling Cyber-Physical Systems. In Proceedings of the Formal Modeling and Verification of Cyber-Physical Systems, pages 26–49. Springer, 2015.Google Scholar
- F. Mallet and R. de Simone. Correctness issues on MARTE/ CCSL constraints. Sci. Comp. Prog., 106:78–92, 2015. Google Scholar
Digital Library
- OMG. UML profile for MARTE: modeling and analysis of real-time embedded systems, 2015.Google Scholar
- J. Suryadevara, C. C. Seceleanu, F. Mallet, et al. Verifying MARTE/CCSL mode behaviors using UPPAAL. In Proceedings of the 11th SEFM, volume 8137 of LNCS, pages 1–15. Springer, 2013. Google Scholar
Digital Library
- J. Vidal, F. De Lamotte, G. Gogniat, P. Soulard, and J.-P. Diguet. A codesign approach for embedded system modeling and code generation with UML and MARTE. In Proceedings of the Conference on Design, Automation and Test in Europe, pages 226–231. European Design and Automation Association, 2009. Google Scholar
Digital Library
- L. Yin, F. Mallet, and J. Liu. Verification of MARTE/CCSL time requirements in Promela/SPIN. In Proceedings of the 16th ICECCS, pages 65–74. IEEE CS, 2011. Google Scholar
Digital Library
- H. Yu, J. Talpin, L. Besnard, T. Gautier, H. Marchand, and P. L. Guernic. Polychronous controller synthesis from MARTE/CCSL timing specifications. In Proceedings of the 9th IEEE/ACM MEMOCODE, pages 21–30. IEEE, 2011. Google Scholar
Digital Library
- M. Zhang and F. Mallet. An executable semantics of clock constraint specification language and its applications. In Proceedings of the 4th FTSCS, volume 596 of CCIS, pages 37–51. Springer, 2015.Google Scholar
- M. Zhang, F. Mallet, and H. Zhu. An SMT-based approach to the formal analysis of MARTE/CCSL. In Proceedings of the 18th ICFEM, volume 10009 of LNCS, pages 433–449. Springer, 2016.Google Scholar
- W. Zhang. SAT-based verification of LTL formulas. In Proceedings of FMICS 2006, volume 4346 of LNCS, pages 277–292. Springer, 2006. Google Scholar
Digital Library
Index Terms
Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems
Recommendations
Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems
LCTES 2017: Proceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded SystemsThe Clock Constraint Specification Language (CCSL) is a formal language companion to MARTE (shorthand for Modeling and Analysis of Real-Time and Embedded systems), a UML profile used to facilitate the design and analysis of real-time and embedded ...
Model Checking LTL Formulae in RAISE with FDR
IFM '09: Proceedings of the 7th International Conference on Integrated Formal MethodsThe Raise Specification Language (RSL) is a modeling language which supports various specification styles. To apply model checking to RSL concurrent descriptions, we translate RSL specifications into the input language CSPM of FDR. FDR is the model ...
Embedded System Verification Using Formal Model an Approach Based on the Combined Use of UML and Maude Language
The approach proposed in this article presents a formal verification of embedded systems. The method relies on an automated modeling and code generation based on the systems' behavior. The key concept is the combined use of a subset of UML behavior ...






Comments