skip to main content
poster

POSTER: HythTM: Extending the Applicability of Intel TSX Hardware Transactional Support

Published:26 January 2017Publication History
Skip Abstract Section

Abstract

In this work, we introduce and experimentally evaluate a new hybrid software-hardware Transactional Memory prototype based on Intel's Haswell TSX architecture. Our prototype extends the applicability of the existing hardware support for TM by interposing a hybrid fall-back layer before the sequential, big-lock fall-back path, used by standard TSX-supported solutions in order to guarantee progress. In our experimental evaluation we use SynQuake, a realistic game benchmark modeled after Quake. Our results show that our hybrid transactional system,which we call HythTM, is able to reduce the number of transactions that go to the sequential software layer, hence avoiding hardware transaction aborts and loss of parallelism. HythTM optimizes application throughput and scalability up to 5.05x, when compared to the hardware TM with sequential fall-back path.

References

  1. M. Burcea. Using Variable Conflict Granularity to Improve the Performance of Transactional Memory Support for Games. PhD thesis, University of Toronto, 2015.Google ScholarGoogle Scholar
  2. M. Dai Wang, M. Burcea, L. Li, S. Sharifymoghaddam, G. Steffan, and C. Amza. Exploring the performance and programmability design space of hardware transactional memory. In ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), 2014.Google ScholarGoogle Scholar
  3. D. Lupei, B. Simion, D. Pinto, M. Misler, M. Burcea, W. Krick, and C. Amza. Transactional memory support for scalable and transparent parallelization of multiplayer games. In Proceedings of the 5th European Conference on Computer Systems, EuroSys '10, pages 41--54, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. POSTER: HythTM: Extending the Applicability of Intel TSX Hardware Transactional Support

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    • Published in

      cover image ACM SIGPLAN Notices
      ACM SIGPLAN Notices  Volume 52, Issue 8
      PPoPP '17
      August 2017
      442 pages
      ISSN:0362-1340
      EISSN:1558-1160
      DOI:10.1145/3155284
      Issue’s Table of Contents
      • cover image ACM Conferences
        PPoPP '17: Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
        January 2017
        476 pages
        ISBN:9781450344937
        DOI:10.1145/3018743

      Copyright © 2017 Owner/Author

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 26 January 2017

      Check for updates

      Qualifiers

      • poster

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!