Abstract
In this work, we introduce and experimentally evaluate a new hybrid software-hardware Transactional Memory prototype based on Intel's Haswell TSX architecture. Our prototype extends the applicability of the existing hardware support for TM by interposing a hybrid fall-back layer before the sequential, big-lock fall-back path, used by standard TSX-supported solutions in order to guarantee progress. In our experimental evaluation we use SynQuake, a realistic game benchmark modeled after Quake. Our results show that our hybrid transactional system,which we call HythTM, is able to reduce the number of transactions that go to the sequential software layer, hence avoiding hardware transaction aborts and loss of parallelism. HythTM optimizes application throughput and scalability up to 5.05x, when compared to the hardware TM with sequential fall-back path.
- M. Burcea. Using Variable Conflict Granularity to Improve the Performance of Transactional Memory Support for Games. PhD thesis, University of Toronto, 2015.Google Scholar
- M. Dai Wang, M. Burcea, L. Li, S. Sharifymoghaddam, G. Steffan, and C. Amza. Exploring the performance and programmability design space of hardware transactional memory. In ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), 2014.Google Scholar
- D. Lupei, B. Simion, D. Pinto, M. Misler, M. Burcea, W. Krick, and C. Amza. Transactional memory support for scalable and transparent parallelization of multiplayer games. In Proceedings of the 5th European Conference on Computer Systems, EuroSys '10, pages 41--54, 2010. Google Scholar
Digital Library
Index Terms
POSTER: HythTM: Extending the Applicability of Intel TSX Hardware Transactional Support
Recommendations
POSTER: HythTM: Extending the Applicability of Intel TSX Hardware Transactional Support
PPoPP '17: Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel ProgrammingIn this work, we introduce and experimentally evaluate a new hybrid software-hardware Transactional Memory prototype based on Intel's Haswell TSX architecture. Our prototype extends the applicability of the existing hardware support for TM by ...
POSTER: An Architecture and Programming Model for Accelerating Parallel Commutative Computations via Privatization
PPoPP '17: Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel ProgrammingSynchronization and data movement are the key impediments to an efficient parallel execution. To ensure that data shared by multiple threads remain consistent, the programmer must use synchronization (e.g., mutex locks) to serialize threads' accesses to ...
POSTER: An Architecture and Programming Model for Accelerating Parallel Commutative Computations via Privatization
PPoPP '17Synchronization and data movement are the key impediments to an efficient parallel execution. To ensure that data shared by multiple threads remain consistent, the programmer must use synchronization (e.g., mutex locks) to serialize threads' accesses to ...







Comments