skip to main content
research-article

Dynamic Energy Management of FPGA Accelerators in Embedded Systems

Published:22 May 2018Publication History
Skip Abstract Section

Abstract

In this article, we investigate how to utilise an Field-Programmable Gate Array (FPGA) in an embedded system to save energy. For this purpose, we study the energy efficiency of a hybrid FPGA-CPU device that can switch task execution between hardware and software with a focus on periodic tasks. To increase the applicability of this task switching, we also consider the voltage and frequency scaling (VFS) applied to the FPGA to reduce the system energy consumption. We show that in some cases, if the task’s period is higher than a specific level, the FPGA accelerator cannot reduce the energy consumption associated to the task and the software version is the most energy efficient option. We have applied the proposed techniques to a robot map creation algorithm as a case study which shows up to 38% energy reduction compared to the FPGA implementation. Overall, experimental results show up to 48% energy reduction by applying the proposed techniques at runtime on 13 individual tasks.

References

  1. J. Luis Nunez-Yanez, M. Hosseinabady, and A. Beldachi. 2016. Energy optimization in commercial FPGAs with voltage, frequency and logic scaling. IEEE Trans. Comput. 65, 5, 1484--1493. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Intel. 2016. Cyclone v device datasheet, 2016 {online}. https://www.altera.com/documentation/mcn1422497163812.html.Google ScholarGoogle Scholar
  3. Intel. 2018. Stratix 10 device overview, 2018 {online}. https://www.altera.com/documentation/mcn1441092958198.html.Google ScholarGoogle Scholar
  4. S. Zhao, I. Ahmed, A. Khakpour, V. Betz, and O. Trescases. 2017. A robust dynamic voltage scaling scheme for FPGAs with ir drop compensation. In Proceedings of the 2017 IEEE Applied Power Electronics Conference and Exposition (APEC). 2939--2944.Google ScholarGoogle Scholar
  5. N. Dahir, P. Campos, G. Tempesti, M. Trefzer, and A. Tyrrell. 2015. Characterisation of feasibility regions in FPGAs under adaptive dvfs. In Proceedings of the 2015 25th International Conference on Field Programmable Logic and Applications (FPL). 1--4.Google ScholarGoogle Scholar
  6. Atukem Nabina and Jose Luis Nunez-Yanez. 2012. Adaptive voltage scaling in a dynamically reconfigurable FPGA-based platform. ACM Trans. Reconfigurable Technol. Syst. 5, 4, 20:1--20:22, Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. A. F. Beldachi and J. L. Nunez-yanez. Run-time power and performance scaling in 28 nm FPGAs. IET Comput. Digital Tech. 8,4, 178--186.Google ScholarGoogle Scholar
  8. M. Hosseinabady and J. L. Nunez-Yanez. 2014. Run-time power gating in hybrid ARM-FPGA devices. In Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1--6.Google ScholarGoogle Scholar
  9. System management bus (smbus) specification version 3.0, 2014.Google ScholarGoogle Scholar
  10. Mohammad Hosseinabady. 2017. Dynamic energy management in zynq soc. Retrieved from https://highlevel-synthesis.com/dynamic-energy-management-in-zynq-soc/.Google ScholarGoogle Scholar
  11. Mohammad Hosseinabady and Jose Nunez-Yanez. A systematic approach to design and optimise streaming applications on FPGA using high-level synthesis. In Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL).Google ScholarGoogle Scholar
  12. Jeremy Fowers, Greg Brown, Patrick Cooke, and Greg Stitt. 2012. A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA’12). ACM, New York, 47--56. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. A. Ghosh, S. Paul, J. Park, and S. Bhunia. 2014. Improving energy efficiency in FPGA through judicious mapping of computation to embedded memory blocks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22, 6, 1314--1327.Google ScholarGoogle ScholarCross RefCross Ref
  14. Sheng Yang, R. A. Shafik, G. V. Merrett, E. Stott, J. M. Levine, J. Davis, and B. M. Al-Hashimi. 2015. Adaptive energy minimization of embedded heterogeneous systems using regression-based learning. In Proceedings of the 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). 103--110.Google ScholarGoogle Scholar
  15. Y. Wu, D. S. Nikolopoulos, and R. Woods. 2016. Runtime support for adaptive power capping on heterogeneous socs. In Proceedings of the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 71--78.Google ScholarGoogle Scholar
  16. E. Hung, J. J. Davis, J. M. Levine, E. A. Stott, P. Y. K. Cheung, and G. A. Constantinides. KAPow: A system identification approach to online per-module power estimation in FPGA designs. Retrieved from http://hdl.handle.net/10044/1/31009.Google ScholarGoogle Scholar
  17. M. Hosseinabady and J. L. Nunez-Yanez. 2015. Energy optimization of FPGA-based stream-oriented computing with power gating. In Proceedings of the 2015 25th International Conference on Field Programmable Logic and Applications (FPL). 1--6.Google ScholarGoogle Scholar
  18. Xilinx Inc. 2015. Zynq-7000 AP SoC Technical Reference Manual. Xilinx Inc., UG585 (v1.10), February 23, 2015.Google ScholarGoogle Scholar
  19. Frank W. Olver, Daniel W. Lozier, Ronald F. Boisvert, and Charles W. Clark. 2010. NIST Handbook of Mathematical Functions, 1st ed. Cambridge University Press, New York, NY. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Yung-Hsiang Lu and G. De Micheli. 2001. Comparing system level power management policies. IEEE Design Test Comput. 18, 2, 10--19. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. ACPI advanced configuration 8 power interface, 2017. Retrieved from http://www.uefi.org/acpi/specs.Google ScholarGoogle Scholar
  22. Grigorios Mingas, Emmanouil Tsardoulias, and Loukas Petrou. An FPGA implementation of the smg-slam algorithm. Microprocess. Microsyst., 36(3):190--204, May 2012. I Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Dynamic Energy Management of FPGA Accelerators in Embedded Systems

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!