skip to main content
research-article

Self-Adaptive Filtering Algorithm with PCM-Based Memory Storage System

Published:22 May 2018Publication History
Skip Abstract Section

Abstract

This article proposes a new phase change memory– (PCM) based memory storage architecture with associated self-adaptive data filtering for various embedded devices to support energy efficiency as well as high computing power. In this approach, PCM-based memory storage can be used as working memory and mass storage layers simultaneously, and a self-adaptive data filtering module composed of small DRAM dual buffers was designed to improve unfavorable PCM features, such as asymmetric read/write access latencies and limited endurance and enhance spatial/temporal localities. In particular, the self-adaptive data filtering algorithm enhances data reusability by screening potentially high reusable data and predicting adequate lifetime of those data depending on current victim time decision value. We also propose the possibility that a small amount of DRAM buffer is embedded into mobile processors, keeping this as small as possible for cost effectiveness and energy efficiency. Experimental results show that by exploiting a small amount of DRAM space for dual buffers and using the self-adaptive filtering algorithm to manage them, the proposed system can reduce execution time by a factor of 1.9 compared to the unified conventional model with same the DRAM capacity and can be considered comparable to 1.5× DRAM capacity.

References

  1. S. Farzad, L. Bauer, and J. Henkel. 2016. IoT technologies for embedded computing: A survey. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS’16). IEEE, 1--10. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Thomas Zachariah, Noah Klugman, Bradford Campbell, Joshua Adkins, Neal Jackson, and Prabal Dutta. 2015. The internet of things has a gateway problem. In Proceedings of the 16th International Workshop on Mobile Computing Systems and Application. ACM, New York, NY, 27--32. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Ran Duan, Mingsong Bi, and Chris Gniady. 2011. Exploring memory energy optimizations in smartphones. In Proceedings of the Green Computing Conference and Workshops (IGCC’11). IEEE, 1--8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Kan Zhong, Xiao Zhu, Tianzheng Wang, Dan Zhang, Xianlu Luo, Duo Liu, Weichen Liu, and Edwin H.-M. Sha. 2014. DR. Swap: Energy-efficient paging for smartphones. In Proceedings of the 2014 International Symposium on Low Power Electronics and Design. ACM, New York, NY, 81--86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Kangho Lee, Jimmy J. Kan, and Seung H. Kang. 2014. Unified embedded non-volatile memory for emerging mobile markets. In Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED’14). IEEE, 131--136. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. M. Ueki, K. Takeuchi, T. Yamamoto, A. Tanabe, N. Ikarashi, M. Saitoh, T. Nagumo, H. Sunamura, M. Narihiro, K. Uejima, K. Masuzaki, N. Furutake, S. Saito, Y. Yabe, A. Mitsuiki, K. Takeda, T. Hase, and Y. Hayashi. 2015. Low-power embedded ReRAM technology for IoT applications. In Proceedings of the 2015 Symposium on VLSI Circuits (VLSI Circuits’15). IEEE, 108--109.Google ScholarGoogle Scholar
  7. Noboru Sakimura, Yukihide Tsuji, Ryusuke Nebashi, Hiroaki Honjo, Ayuka Morioka, Kunihiko Ishihara, Keizo Kinoshita, Shunsuke Fukami, Sadahiko Miura, Naoki Kasai, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu, and Tadahiko Sugibayashi. 2014. 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’14). IEEE, 184--185.Google ScholarGoogle ScholarCross RefCross Ref
  8. Zili Shao, Yongpan Liu, Yiran Chen, and Tao Li. 2012. Utilizing PCM for energy optimization in embedded systems. In Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI’12). IEEE, 398--403. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. 2009. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News 37, 3 (2009), 2--13. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput. Arch. News 37, 3 (2009), 24--33. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. An Chen. 2016. A review of emerging non-volatile memory (NVM) technologies and applications. Solid-State Electron. 125 (2016), 25--38.Google ScholarGoogle ScholarCross RefCross Ref
  12. Sanjeev Kumar and Christopher Wilkerson. 1998. Exploiting spatial locality in data caches using spatial footprints. ACM SIGARCH Comput. Arch. News 26, 3 (1998), 357--358. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Pin Tool Instrumentation Tool. Retrieved from http://www.pintool.org.Google ScholarGoogle Scholar
  14. R. Guthaus, Matthew 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the 2001 IEEE International Workshop on Workload Characterization. IEEE, 3--14. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. MediaBench. Retrieved from http://euler.slu.edu/∼fritts/mediabench/.Google ScholarGoogle Scholar
  16. Hung-Wei Tseng, Han-Lin Li, and Chia-Lin Yang. 2006. An energy-efficient virtual memory system with flash memory as the secondary storage. In Proceedings of the 2006 International Symposium on Low Power Electronics and Design. ACM, 418--423. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Jen-Wei Hsieh and Yuan-Hung Kuan. 2015. DCCS: Double circular caching scheme for DRAM/PRAM hybrid cache. IEEE Trans. Comput. 64, 11 (2015), 3115--3127. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Hrishikesh Jayakumar, Arnab Raha, and Vijay Raghunathan. 2016. Energy-aware memory mapping for hybrid FRAM-SRAM MCUs in IoT edge devices. In Proceedings of the 29th International Conference on VLSI Design (VLSID) and 2016 15th International Conference on Embedded Systems. IEEE, 264--269. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Shun-Chih Yu, and Cheng-Yuan Michael Wang. 2014. NVM duet: Unified working memory and persistent store architecture. ACM SIGARCH Comput. Arch. News 42, 1 (2014), 455--470. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Subramanya R. Dulloor, Sanjay Kumar, Anil Keshavamurthy, Philip Lantz, Dheeraj Reddy, Rajesh Sankaran, and Jeff Jackson. 2014. System software for persistent memory. In Proceedings of the 9th European Conference on Computer System. ACM, 455--470. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight persistent memory. ACM SIGARCH Comput. Arch. News, 39, 1 (2011), 91--104. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, and Daniel Mossé. 2010. Increasing PCM main memory lifetime. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’10). European Design and Automation Association, 914--919. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. D. Lee, S. Yoon, J. Kim, C. C. Weems, and S.-D. Kim. 2015. A new memory-disk integrated system with HW optimizer. ACM Trans. Archit. Code Optim, 12, 2 (2015), 11. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Su-Kyung Yoon et al. 2016. Optimized memory-disk integrated system with DRAM and nonvolatile memory. IEEE Trans. Multi-Scale Comput. Syst. 2, 2 (2016), 83--93.Google ScholarGoogle ScholarCross RefCross Ref
  25. P. Zhou, B. Zhao, J. Yang, and Y. Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA’09). 14--23. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. M. K. Qureshi, M. M. Franceschini, L. A. Lastras-Montaño, and J. P. Karidis. 2010. Morphable memory system: A robust architecture for exploiting multi-level phase change memories. In Proceedings of the 37th Annual International Symposium on Computer Architecture. 153--162. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. H. Kim, H. Lim, D. Manatunga, H. Kim, and G. H. Park. 2015. Accelerating application start-up with nonvolatile memory in android systems. IEEE Micro 35, 1 (2015), 15--25.Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Kim Yeseong et al. 2015. CAUSE: Critical application usage-aware memory system using non-volatile memory for mobile devices. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. IEEE Press, 690--696. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Long Linbo et al. 2016. Morphable resistive memory optimization for mobile virtualization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 35, 6 (2016), 891--904.Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Chen Tseng-Yi et al. 2016. Multi-grained block management to enhance the space utilization of file systems on PCM storages. IEEE Trans. Comput. 65, 6 (2016), 1831--1845.Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Liu Duo et al. 2017. Durable address translation in PCM-based flash storage systems. IEEE Trans. Parallel Distrib. Syst. 28, 2 (2017), 475--490. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. Liu Duo et al. 2011. PCM-FTL: A write-activity-aware NAND flash memory management scheme for PCM-based embedded systems. In Proceedings of the IEEE 32nd Real-Time Systems Symposium (RTSS’11). 357--366. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. Dong Xiangyu and Yuan Xie. 2011. AdaMS: Adaptive MLC/SLC phase-change memory design for file storage. Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC’11). Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Hyojun Kim, Sangeetha Seshadri, Clement L Dickey, and Lawrence. Chiu. 2014. Evaluating phase change memory for enterprise storage systems: A study of caching and tiering approaches. ACM Trans. Stor. 10, 4 (2014), 15. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. M. Kryder and C. Kim. 2010. After hard driveswhat comes next? IEEE Trans. Magn. 45, 10 (2010), 3406--3413.Google ScholarGoogle ScholarCross RefCross Ref
  36. L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf. 2009. Characterizing flash memory: Anomalies, observations, and applications. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42). 24-33. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. G. Dhiman, R. Ayoub, and T. Rosing. 2009. PDRAM: A hybrid PRAM and DRAM main memory system. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC’09). IEEE, 664--669. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. H. G. Lee and C. Nicopoulos. 2012. A compression-based hybrid MLC/SLC management technique for phase-change memory systems. In Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI. IEEE, 386--391. Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. Jang Sung-In et al. 2014. Data classification management with its interfacing structure for hybrid SLC/MLC PRAM main memory. Comput J. 58, 11 (2014), 2852--2863.Google ScholarGoogle Scholar
  40. Yoon Doe Hyun et al. 2013. Practical nonvolatile multilevel-cell phase change memory. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. ACM, 21. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. Awasthi Manu et al. 2012. Efficient scrub mechanisms for error-prone emerging memories. In Proceedings of the IEEE 18th International Symposium on High Performance Computer Architecture (HPCA’12), IEEE, 1--12. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. Seong Nak Hee, Sungkap Yeo, and Hsien-Hsin S. Lee. 2013. Tri-level-cell phase change memory: Toward an efficient and reliable memory system. ACM SIGARCH Comput. Arch. News 41, 3 (2013), 440--451. Google ScholarGoogle ScholarDigital LibraryDigital Library
  43. M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali. 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 14--23. Google ScholarGoogle ScholarDigital LibraryDigital Library
  44. Chun-Ta Lin et al. 2015. How to improve the space utilization of dedup-based PCM storage devices? In Proceedings of the 2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’15). IEEE, 11--20. Google ScholarGoogle ScholarDigital LibraryDigital Library
  45. Liu Duo et al. 2013. Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC’13). IEEE, 279--284.Google ScholarGoogle Scholar
  46. Zhong Kan et al. 2014. Building high-performance smartphones via non-volatile memory: The swap approach. In Proceedings of the 2014 International Conference on Embedded Software (EMSOFT’14). IEEE, 30. Google ScholarGoogle ScholarDigital LibraryDigital Library
  47. Lin Ye-Jyun et al. 2015. A buffer cache architecture for smartphones with hybrid DRAM/PCM memory. In Proceedings of the 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA’15). IEEE, 1--6.Google ScholarGoogle Scholar
  48. Bock Santiago et al. 2014. Concurrent page migration for mobile systems with OS-managed hybrid memory. In Proceedings of the 11th ACM Conference on Computing Frontiers. ACM, 31. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Self-Adaptive Filtering Algorithm with PCM-Based Memory Storage System

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!