Abstract
The emerging Phase Change Memory (PCM) is considered to be a promising candidate to replace DRAM as the next generation main memory due to its higher scalability and lower leakage power. However, the high write power consumption has become a major challenge in adopting PCM as main memory. In addition to the fact that writing to PCM cells requires high write current and voltage, current loss in the charge pumps also contributes a large percentage of high power consumption. The pumping efficiency of a PCM chip is a concave function of the write current. Leveraging the characteristics of the concave function, the overall pumping efficiency can be improved if the write current is uniform. In this article, we propose a peak-to-average (PTA) write scheme, which smooths the write current fluctuation by regrouping write units. In particular, we calculate the current requirements for each write unit by their values when they are evicted from the last level cache (LLC). When the write units are waiting in the memory controller, we regroup the write units by LLC-assisted PTA to reach the current-uniform goal. Experimental results show that LLC-assisted PTA achieved 13.4% of overall energy saving compared to the baseline.
- M. Binkert. 2011. The gem5 simulator. ACM SIGARCH Comput. Architect. News 39, 2 (2011), 1--7. Google Scholar
Digital Library
- Sangyeun Cho and Hyunjin Lee. 2009. Flip-N-write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’09). 347--357. Google Scholar
Digital Library
- Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo et al. 2012. A 20nm 1.8 V 8Gb PRAM with 40MB/s program bandwidth. In Proceedings of the IEEE International Solid-State Circuits Conference. 46--48.Google Scholar
- Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, and Daniel Mossé. 2010. Increasing PCM main memory lifetime. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’10). 914--919. Google Scholar
Digital Library
- Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, and Daniel Mossé. 2013. Reducing writes in phase-change memory environments by using efficient cache replacement policies. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’13). 93--96. Google Scholar
Digital Library
- Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, and Richard B. Mudge, Trevor andf Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE International Workshop on Workload Characterization (WWC’01). 3--14. Google Scholar
Digital Library
- Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, and Edwin H.-M. Sha. 2013. Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Trans. Embed. Comput. Syst. 12, 3 (2013), 77. Google Scholar
Digital Library
- Lei Jiang, Youtao Zhang, Bruce R. Childers, and Jun Yang. 2012. FPB: Fine-grained power budgeting to improve write throughput of multi-level cell phase change memory. In Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’12). 1--12. Google Scholar
Digital Library
- Lei Jiang, Bo Zhao, Jun Yang, and Youtao Zhang. 2014. A low power and reliable charge pump design for phase change memories. In Proceedings of the ACM/IEEE 41st International Symposium on Computer Architecture (ISCA’14). 397--408. Google Scholar
Digital Library
- Madhura Joshi, Wangyuan Zhang, and Tao Li. 2011. Mercury: A fast and energy-efficient multi-level cell based phase change memory system. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA’11). 345--356. Google Scholar
Digital Library
- Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput. Architect. News 37, 3 (2009), 2--13. Google Scholar
Digital Library
- Kwang-Jin Lee, Beak-Hyung Cho, Woo-Yeong Cho, Sangbeom Kang, Byung-Gil Choi, Hyung-Rok Oh, Chang-Soo Lee, Hye-Jin Kim, Joon-Min Park, Qi Wang et al. 2008. A 90nm 1.8 V 512Mb diode-switch PRAM with 266MB/s read throughput. IEEE J. Solid-State Circ. 43, 1 (2008), 150--162.Google Scholar
Cross Ref
- Huizhang Luo, Jingtong Hu, Liang Shi, Chun Jason Xue, and Qingfeng Zhuge. 2016. Peak-to-average pumping efficiency improvement for charge pump in phase change memories. In Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC’16). 450--455.Google Scholar
Digital Library
- Prashant J. Nair, Chiachen Chou, Bipin Rajendran, and Moinuddin K. Qureshi. 2015. Reducing read latency of phase change memory via early read and turbo read. In Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA’15). 309--319.Google Scholar
- Xi Zhang, Qian Hu, Dongsheng Wang, Chongmin Li, and Haixia Wang. 2011. A read-write aware replacement policy for phase change memory. In Proceedings of the International Workshop on Advanced Parallel Processing Technologies (APPT’11). Springer, 31--45. Google Scholar
Digital Library
- Poovaiah M. Palangappa and Kartik Mohanram. 2016. CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA’16). 90--101.Google Scholar
- Gaetano Palumbo and Domenico Pappalardo. 2010. Charge pump circuits: An overview on design strategies and topologies. IEEE Circ. Syst. Mag. 10, 1 (2010), 31--45. Google Scholar
Digital Library
- G. Palumbo, D. Pappalardo, and M. Gaibotti. 2006. Charge pump with adaptive stages for non-volatile memories. Proc. Circ., Devices Syst. 153, 2 (2006), 136--142.Google Scholar
Cross Ref
- Moinuddin K. Qureshi, Michele M. Franceschini, Ashish Jagmohan, and Luis A. Lastras. 2012. PreSET: Improving performance of phase change memories by exploiting asymmetry in write times. ACM SIGARCH Comput. Architect. News 40, 3 (2012), 380--391. Google Scholar
Digital Library
- Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput. Architect. News 37, 3 (2009), 24--33. Google Scholar
Digital Library
- Luiz E. Ramos, Eugene Gorbatov, and Ricardo Bianchini. 2011. Page placement in hybrid memory systems. In Proceedings of the International Conference on Supercomputing (ISC’11). 85--95. Google Scholar
Digital Library
- Wikipedia. 2016. Karnaugh map. Retrieved from https://en.wikipedia.org/wiki/Karnaugh_map.Google Scholar
- Fei Xia, Dejun Jiang, Jin Xiong, Mingyu Chen, Lixin Zhang, and Ninghui Sun. 2014. DWC: Dynamic write consolidation for phase change memory systems. In Proceedings of the 28th ACM International Conference on Supercomputing (ICS’14). 211--220. Google Scholar
Digital Library
- Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCA’07). 3014--3017.Google Scholar
Cross Ref
- Jianhui Yue and Yifeng Zhu. 2013. Accelerating write by exploiting PCM asymmetries. In Proceedings of the IEEE 19th International Symposium on High Performance Computer Architecture (HPCA’13). 282--293. Google Scholar
Digital Library
- Deshan Zhang, Lei Ju, Mengying Zhao, Xiang Gao, and Zhiping Jia. 2016. Write-back aware shared last-level cache management for hybrid main memory. In Proceedings of the 53rd Design Automation Conference (DAC’16). 1--6. Google Scholar
Digital Library
- Mengying Zhao, Yuan Xue, Chengmo Yang, and Chun Jason Xue. 2015. Minimizing MLC PCM write energy for free through profiling-based state remapping. In Proceedings of the 20th Asia and South Pacific Design Automation Conference (ASP-DAC’15). 502--507.Google Scholar
Cross Ref
Index Terms
Write Energy Reduction for PCM via Pumping Efficiency Improvement
Recommendations
Write reconstruction for write throughput improvement on MLC PCM based main memory
The emerging Phase Change Memory (PCM) is considered as one of the most promising candidates to replace DRAM as main memory due to its better scalability and non-volatility. With multi-bit storage capability, Multiple-Level-Cell (MLC) PCM outperforms ...
Write activity reduction on non-volatile main memories for embedded chip multiprocessors
Recent advances in circuit and semiconductor technologies have pushed Non-Volatile Memory (NVM) technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high ...
PCM-Based Durable Write Cache for Fast Disk I/O
MASCOTS '12: Proceedings of the 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication SystemsFlash based solid-state devices (FSSDs) have been adopted within the memory hierarchy to improve the performance of hard disk drive (HDD) based storage system. However, with the fast development of storage-class memories, new storage technologies with ...






Comments