skip to main content
research-article

Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation

Authors Info & Claims
Published:21 December 2018Publication History
Skip Abstract Section

Abstract

Compared to planar (i.e., two-dimensional) NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much less aggressive manufacturing process technology than planar NAND flash memory. The circuit-level and structural changes in 3D NAND flash memory significantly alter how different error sources affect the reliability of the memory. In this paper, through experimental characterization of real, state-of-the-art 3D NAND flash memory chips, we find that 3D NAND flash memory exhibits three new error sources that were not previously observed in planar NAND flash memory: (1) layer-to-layer process variation, a new phenomenon specific to the 3D nature of the device, where the average error rate of each 3D-stacked layer in a chip is significantly different; (2) early retention loss, a new phenomenon where the number of errors due to charge leakage increases quickly within several hours after programming; and (3) retention interference, a new phenomenon where the rate at which charge leaks from a flash cell is dependent on the data value stored in the neighboring cell. Based on our experimental results, we develop new analytical models of layer-to-layer process variation and retention loss in 3D NAND flash memory. Motivated by our new findings and models, we develop four new techniques to mitigate process variation and early retention loss in 3D NAND flash memory. Our first technique, Layer Variation Aware Reading (LaVAR), reduces the effect of layer-to-layer process variation by fine-tuning the read reference voltage separately for each layer. Our second technique, Layer-Interleaved Redundant Array of Independent Disks (LI-RAID), uses information about layer-to-layer process variation to intelligently group pages under the RAID error recovery technique in a manner that reduces the likelihood that the recovery of a group fails significantly earlier than the recovery of other groups. Our third technique, Retention Model Aware Reading (ReMAR), reduces retention errors in 3D NAND flash memory by tracking the retention time of the data using our new retention model and adapting the read reference voltage to data age. Our fourth technique, Retention Interference Aware Neighbor-Cell Assisted Correction (ReNAC), adapts the read reference voltage to the amount of retention interference a page has experienced, in order to re-read the data after a read operation fails. These four techniques are complementary, and can be combined together to significantly improve flash memory reliability. Compared to a state-of-the-art baseline, our techniques, when combined, improve flash memory lifetime by 1.85×. Alternatively, if a NAND flash vendor wants to keep the lifetime of the 3D NAND flash memory device constant, our techniques reduce the storage overhead required to hold error correction information by 78.9%.

References

  1. AnandTech, "Western Digital Announce BiCS4 3D NAND: 96 Layers, TLC & QLC, Up to 1 Tb per Chip," https: //www.anandtech.com/show/11585/western-digital-announce-bics4--96-layer-nand, 2017.Google ScholarGoogle Scholar
  2. M. Balakrishnan, A. Kadav, V. Prabhakaran, and D. Malkhi, "Differential RAID: Rethinking RAID for SSD Reliability," TOS, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to Flash Memory," Proc. IEEE, 2003.Google ScholarGoogle Scholar
  4. Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, "Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques," in HPCA, 2017.Google ScholarGoogle Scholar
  5. Y. Cai, Y. Luo, S. Ghose, E. F. Haratsch, K. Mai, and O. Mutlu, "Read Disturb Errors in MLC NAND Flash Memory: Characterization and Mitigation," in DSN, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Y. Cai, Y. Luo, E. F. Haratsch, K. Mai, and O. Mutlu, "Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery," in HPCA, 2015.Google ScholarGoogle Scholar
  7. Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. Unsal, and K. Mai, "Flash Correct and Refresh: Retention Aware Management for Increased Lifetime," in ICCD, 2012.Google ScholarGoogle Scholar
  8. Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. Unsal, and K. Mai, "Error Analysis and Retention-Aware Error Management for NAND Flash Memory," Intel Technology J., 2013.Google ScholarGoogle Scholar
  9. Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, "Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives," Proc. IEEE, 2017.Google ScholarGoogle Scholar
  10. Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, "Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery," arxiv:1711.11427 {cs.AR}, 2017.Google ScholarGoogle Scholar
  11. Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, "Reliability Issues in Flash-Memory-Based Solid-State Drives: Experimental Analysis, Mitigation, Recovery," in Inside Solid State Drives (SSDs), 2nd ed. Springer Nature, 2018.Google ScholarGoogle Scholar
  12. Y. Cai, E. F. Haratsch, M. McCartney, and K. Mai, "FPGA-Based Solid-State Drive Prototyping Platform," in FCCM, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, "Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis," in DATE, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, "Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis, and Modeling," in DATE, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Y. Cai, O. Mutlu, E. F. Haratsch, and K. Mai, "Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation," in ICCD, 2013.Google ScholarGoogle Scholar
  16. Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, O. Unsal, A. Cristal, and K. Mai, "Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories," in SIGMETRICS, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. K. Chandrasekar, S. Goossens, C. Weis, M. Koedam, B. Akesson, N. Wehn, and K. Goossens, "Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization," in DATE, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. K. K. Chang, "Understanding and Improving the Latency of DRAM-Based Memory Systems," Ph.D. dissertation, Carnegie Mellon Univ., 2017.Google ScholarGoogle Scholar
  19. K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization," in SIGMETRICS, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. K. K. Chang, A. G. Yaglikci, A. Agrawal, N. Chatterjee, S. Ghose, A. Kashyap, H. Hassan, D. Lee, M. O'Connor, and O. Mutlu, "Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms," in SIGMETRICS, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. C.-P. Chen, H.-T. Lue, C.-C. Hsieh, K.-P. Chang, K.-Y. Hsieh, and C.-Y. Lu, "Study of Fast Initial Charge Loss and Its Impact on the Programmed States Vt Distribution of Charge-Trapping NAND Flash," in IEDM, 2010.Google ScholarGoogle Scholar
  22. C.-L. Chen, "High-Speed Decoding of BCH Codes (Corresp.)," TIT, 1981. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. B. Choi, S. H. Jang, J. Yoon, J. Lee, M. Jeon, Y. Lee, J. Han, J. Lee, D. M. Kim, D. H. Kim et al., "Comprehensive Evaluation of Early Retention (Fast Charge Loss Within a Few Seconds) Characteristics in Tube-Type 3-D NAND Flash Memory," in VLSIT, 2016.Google ScholarGoogle Scholar
  24. C. M. Compagnoni, M. Ghidotti, A. L. Lacaita, A. S. Spinelli, and A. Visconti, "Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories," IEEE EDL, 2009.Google ScholarGoogle Scholar
  25. E. Deal, "Trends in NAND Flash Memory Error Correction," Cyclic Design, 2009.Google ScholarGoogle Scholar
  26. R. Degraeve, F. Schuler, B. Kaczer, M. Lorenzini, D. Wellekens, P. Hendrickx, M. van Duuren, G. J. M. Dormans, J. van Houdt, L. Haspeslagh, G. Groeseneken, and G. Tempel, "Analytical Percolation Model for Predicting Anomalous Charge Loss in Flash Memories," TED, 2004.Google ScholarGoogle Scholar
  27. R. H. Fowler and L. Nordheim, "Electron Emission in Intense Electric Fields," in Proc. Royal Society of London A, 1928.Google ScholarGoogle Scholar
  28. A. Fukami, S. Ghose, Y. Luo, Y. Cai, and O. Mutlu, "Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash Memory Devices," Digital Investigation, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. A. Ghetti, C. M. Compagnoni, A. S. Spinelli, and A. Visconti, "Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories," IEEE TED, 2009.Google ScholarGoogle Scholar
  30. S. Ghose, A. G. Yaglikci, R. Gupta, D. Lee, K. Kudrolli, W. X. Liu, H. Hassan, K. K. Chang, N. Chatterjee, A. Agrawal, M. O'Connor, and O. Mutlu, "What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study," in SIGMETRICS, 2018. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. A. Grossi, C. Zambelli, and P. Olivo, "Reliability of 3D NAND Flash Memories," in 3D Flash Memories. Springer, 2016.Google ScholarGoogle Scholar
  32. K. Ha, J. Jeong, and J. Kim, "A Read-Disturb Management Technique for High-Density NAND Flash Memory," in APSys, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. K. Ha, J. Jeong, and J. Kim, "An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory," TCAD, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. T. Hamamoto, S. Sugiura, and S. Sawada, "On the Retention Time Distribution of Dynamic Random Access Memory (DRAM)," IEEE TED, 1998.Google ScholarGoogle Scholar
  35. H. Hassan, N. Vijaykumar, S. Khan, S. Ghose, K. Chang, G. Pekhimenko, D. Lee, O. Ergin, and O. Mutlu, "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies," in HPCA, 2017.Google ScholarGoogle Scholar
  36. A. Hocquenghem, "Codes Correcteurs d'Erreurs," Chiffres, 1959.Google ScholarGoogle Scholar
  37. J. Huang, A. Badam, L. Caulfield, S. Nath, S. Sengupta, B. Sharma, and M. K. Qureshi, "FlashBlox: Achieving Both Performance Isolation and Uniform Lifetime for Virtualized SSDs," in FAST, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. C.-H. Hung, M.-F. Chang, Y.-S. Yang, Y.-J. Kuo, T.-N. Lai, S.-J. Shen, J.-Y. Hsu, S.-N. Hung, H.-T. Lue, Y.-H. Shih et al., "Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations," JSSC, 2015.Google ScholarGoogle Scholar
  39. J. Im, W. Jeong, D. Kim, S. Nam, D. Shim, M. Choi, H. Yoon, D. Kim, Y. Kim, H. W. Park, D. Kwak, S. Park, S. Yoon, W. Hahn, J. Ryu, S. Shim, K. Kang, S. Choi, J. Ihm, Y. Min, I. Kim, D. Lee, J. Cho, O. Kwon, J. Lee, M. Kim, S. Joo, J. Jang, S. Hwang, D. Byeon, H. Yang, K. Park, K. Kyung, and J. Choi, "7.2 A 128Gb 3b/Cell V-NAND Flash Memory with 1Gb/s I/O Rate," in ISSCC, 2015.Google ScholarGoogle Scholar
  40. J. Jeong, S. S. Hahn, S. Lee, and J. Kim, "Lifetime Improvement of NAND Flash-Based Storage Systems Using Dynamic Program and Erase Scaling," in FAST, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. X. Jimenez, D. Novo, and P. Ienne, "Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance," in FAST, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. S.-M. Joe, J.-H. Yi, S.-K. Park, H. Shin, B.-G. Park, Y. J. Park, and J.-H. Lee, "Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate NAND Flash Memory String," IEEE TED, 2011.Google ScholarGoogle Scholar
  43. M. Jung, D. M. Mathew, É. F. Zulian, C. Weis, and N. Wehn, "A New Bank Sensitive DRAMPower Model for Efficient Design Space Exploration," in PATMOS, 2016.Google ScholarGoogle Scholar
  44. M. Jung, D. M. Mathew, C. C. Rheinländer, C. Weis, and N. Wehn, "A Platform to Analyze DDR3 DRAM's Power and Retention Time," IEEE Design and Test, 2017.Google ScholarGoogle Scholar
  45. D. Kang, W. Jeong, C. Kim, D. Kim, Y. Cho, K. Kang, J. Ryu, K. Kang, S. Lee, W. Kim, H. Lee, J. Yu, N. Choi, D. Jang, J. Ihm, D. Kim, Y. Min, M. Kim, A. Park, J. Son, I. Kim, P. Kwak, B. Jung, D. Lee, H. Kim, H. Yang, D. Byeon, K. Park, K. Kyung, and J. Choi, "7.1 256Gb 3b/Cell V-NAND Flash Memory with 48 Stacked WL Layers," in ISSCC, 2016.Google ScholarGoogle Scholar
  46. S. Khan, D. Lee, Y. Kim, A. Alameldeen, C. Wilkerson, and O. Mutlu, "The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study," in SIGMETRICS, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  47. S. Khan, D. Lee, and O. Mutlu, "PARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM," in DSN, 2016.Google ScholarGoogle Scholar
  48. S. Khan, C. Wilkerson, D. Lee, A. R. Alameldeen, and O. Mutlu, "A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM," IEEE CAL, 2016.Google ScholarGoogle Scholar
  49. S. Khan, C. Wilkerson, Z. Wang, A. R. Alameldeen, D. Lee, and O. Mutlu, "Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content," in MICRO, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  50. C. Kim, D.-H. Kim, W. Jeong, H.-J. Kim, I. H. Park, H.-W. Park, J. Lee, J. Park, Y.-L. Ahn, J. Y. Lee et al., "A 512-Gb 3-b/Cell 64-Stacked WL 3-D-NAND Flash Memory," JSSC, 2018.Google ScholarGoogle Scholar
  51. J. S. Kim, M. Patel, H. Hassan, and O. Mutlu, "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency--Reliability Tradeoff in Modern DRAM Devices," in HPCA, 2018.Google ScholarGoogle Scholar
  52. Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," in ISCA, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  53. S. Kullback and R. A. Leibler, "On Information and Sufficiency," The Annals of Mathematical Statistics, 1951.Google ScholarGoogle Scholar
  54. D. Lee, "Reducing DRAM Energy at Low Cost by Exploiting Heterogeneity," Ph.D. dissertation, Carnegie Mellon Univ., 2016.Google ScholarGoogle Scholar
  55. D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, and O. Mutlu, "Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms," in SIGMETRICS, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  56. D. Lee, Y. Kim, G. Pekhimenko, S. Khan, V. Seshadri, K. Chang, and O. Mutlu, "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case," in HPCA, 2015.Google ScholarGoogle Scholar
  57. J.-D. Lee, S.-H. Hur, and J.-D. Choi, "Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation," IEEE EDL, 2002.Google ScholarGoogle Scholar
  58. S. Lee, J. Lee, I. Park, J. Park, S. Yun, M. Kim, J. Lee, M. Kim, K. Lee, T. Kim, B. Cho, D. Cho, S. Yun, J. Im, H. Yim, K. Kang, S. Jeon, S. Jo, Y. Ahn, S. Joe, S. Kim, D. Woo, J. Park, H. W. Park, Y. Kim, J. Park, Y. Choi, M. Hirano, J. Ihm, B. Jeong, S. Lee, M. Kim, H. Lee, S. Seo, H. Jeon, C. Kim, H. Kim, J. Kim, Y. Yim, H. Kim, D. Byeon, H. Yang, K. Park, K. Kyung, and J. Choi, "7.5 A 128Gb 2b/Cell NAND Flash Memory in 14nm Technology with tPROG=640's and 800MB/s I/O Rate," in ISSCC, 2016.Google ScholarGoogle Scholar
  59. Y. Lee, H. Yoo, I. Yoo, and I.-C. Park, "6.4 Gb/s Multi-Threaded BCH Encoder and Decoder for Multi-Channel SSD Controllers," in ISSCC, 2012.Google ScholarGoogle Scholar
  60. J. Li, K. Zhao, X. Zhang, J. Ma, M. Zhao, and T. Zhang, "How Much Can Data Compressibility Help to Improve NAND Flash Memory Lifetime?" in FAST, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  61. J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu, "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms," in ISCA, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  62. J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, "RAIDR: Retention-Aware Intelligent DRAM Refresh," in ISCA, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  63. Y. Luo, Y. Cai, S. Ghose, J. Choi, and O. Mutlu, "WARM: Improving NAND Flash Memory Lifetime with Write-Hotness Aware Retention Management," in MSST, 2015.Google ScholarGoogle Scholar
  64. Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, "Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory," JSAC, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  65. Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, "HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness," in HPCA, 2018.Google ScholarGoogle Scholar
  66. D. M. Mathew, M. Schultheis, C. C. Rheinländer, C. Sudarshan, C. Weis, N. Wehn, and M. Jung, "An Analysis on Retention Error Behavior and Power Consumption of Recent DDR4 DRAMs," in DATE, 2018.Google ScholarGoogle Scholar
  67. N. Matthew and R. Stones, Beginning Linux Programming. John Wiley & Sons, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  68. J. Meza, Q. Wu, S. Kumar, and O. Mutlu, "A Large-Scale Study of Flash Memory Failures in the Field," in SIGMETRICS, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  69. N. Mielke, T. Marquart, N.Wu, J.Kessenich, H. Belgal, E. Schares, and F. Triverdi, "Bit Error Rate in NAND Flash Memories," in IRPS, 2008.Google ScholarGoogle Scholar
  70. K. Mizoguchi, T. Takahashi, S. Aritome, and K. Takeuchi, "Data-Retention Characteristics Comparison of 2D and 3D TLC NAND Flash Memories," in IMW, 2017.Google ScholarGoogle Scholar
  71. O. Mutlu, "The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser," in DATE, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  72. I. Narayanan, D. Wang, M. Jeon, B. Sharma, L. Caulfield, A. Sivasubramaniam, B. Cutler, J. Liu, B. Khessib, and K. Vaid, "SSD Failures in Datacenters: What? When? And Why?" in SYSTOR, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  73. K. Naruke, S. Taguchi, and M. Wada, "Stress Induced Leakage Current Limiting to Scale Down EEPROM Tunnel Oxide Thickness," IEDM Tech. Digest, 1988.Google ScholarGoogle Scholar
  74. Y. Pan, G. Dong, Q. Wu, and T. Zhang, "Quasi-Nonvolatile SSD: Trading Flash Memory Nonvolatility to Improve Storage System Performance for Enterprise Applications," in HPCA, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  75. Y. Pan, G. Dong, and T. Zhang, "Exploiting Memory Device Wear-Out Dynamics to Improve NAND Flash Memory System Performance," in FAST, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  76. N. Papandreou, T. Parnell, H. Pozidis, T. Mittelholzer, E. Eleftheriou, C. Camp, T. Griffin, G. Tressler, and A. Walls, "Using Adaptive Read Voltage Thresholds to Enhance the Reliability of MLC NAND Flash Memory Systems," in GLSVLSI, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  77. J. Park, J. Jeong, S. Lee, Y. Song, and J. Kim, "Improving Performance and Lifetime of NAND Storage Systems Using Relaxed Program Sequence," in DAC, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  78. J. K. Park, D.-I. Moon, Y.-K. Choi, S.-H. Lee, K.-H. Lee, S. H. Pyi, and B. J. Cho, "Origin of Transient Vth Shift After Erase and Its Impact on 2D/3D Structure Charge Trap Flash Memory Cell Operations," in IEDM, 2012.Google ScholarGoogle Scholar
  79. K.-T. Park, M. Kang, D. Kim, S.-W. Hwang, B. Y. Choi, Y.-T. Lee, C. Kim, and K. Kim, "A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories," JSSC, 2008.Google ScholarGoogle Scholar
  80. K. Park, S. Nam, D. Kim, P. Kwak, D. Lee, Y. Choi, M. Choi, D. Kwak, D. Kim, M. Kim, H. W. Park, S. Shim, K. Kang, S. Park, K. Lee, H. Yoon, K. Ko, D. Shim, Y. Ahn, J. Ryu, D. Kim, K. Yun, J. Kwon, S. Shin, D. Byeon, K. Choi, J. Han, K. Kyung, J. Choi, and K. Kim, "Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming," JSSC, 2015.Google ScholarGoogle Scholar
  81. T. Parnell, N. Papandreou, T. Mittelholzer, and H. Pozidis, "Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory," in GLOBECOM, 2014.Google ScholarGoogle Scholar
  82. M. Patel, J. S. Kim, and O. Mutlu, "The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions," in ISCA, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  83. D. A. Patterson, G. Gibson, and R. H. Katz, "A Case for Redundant Arrays of Inexpensive Disks (RAID)," in SIGMOD, 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  84. P. Prabhu, A. Akel, L. M. Grupp, S. Y. Wing-Kei, G. E. Suh, E. Kan, and S. Swanson, "Extracting Device Fingerprints from Flash Memory by Exploiting Physical Variations," in TRUST, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  85. M. Qureshi, D. H. Kim, S. Khan, P. Nair, and O. Mutlu, "AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems," in DSN, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  86. Samsung Electronics Co., Ltd., "Samsung V-NAND Technology," https://www.samsung.com/us/business/oem-solutions/ pdfs/V-NAND_technology_WP.pdf, white paper. 2014.Google ScholarGoogle Scholar
  87. B. Schroeder, R. Lagisetty, and A. Merchant, "Flash Reliability in Production: The Expected and the Unexpected," in FAST, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  88. S. Seabold and J. Perktold, "Statsmodels: Econometric and Statistical Modeling with Python," in SciPy, 2010.Google ScholarGoogle Scholar
  89. K.-D. Suh, B.-H. Suh, Y.-H. Lim, J.-K. Kim, Y.-J. Choi, Y.-N. Koh, S.-S. Lee, S.-C. Suk-Chon, B.-S. Choi, J.-S. Yum et al., "A 3.3 V 32 Mb NAND Flash Memory With Incremental Step Pulse Programming Scheme," JSSC, 1995.Google ScholarGoogle Scholar
  90. TechInsights, Inc., "NAND Flash Memory Roadmap," http://www.techinsights.com/NAND-flash-roadmap/, 2016.Google ScholarGoogle Scholar
  91. W. Wang, T. Xie, and D. Zhou, "Understanding the Impact of Threshold Voltage on MLC Flash Memory Performance and Reliability," in ICS, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  92. Y. Wang, L. Dong, and R. Mao, "P-Alloc: Process-Variation Tolerant Reliability Management for 3D Charge-Trapping Flash Memory," TECS, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  93. E. H. Wilson, M. Jung, and M. T. Kandemir, "ZombieNAND: Resurrecting Dead NAND Flash for Improved SSD Longevity," in MASCOTS, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  94. Q. Xiong, F. Wu, Z. Lu, Y. Zhu, Y. Zhou, Y. Chu, C. Xie, and P. Huang, "Characterizing 3D Floating Gate NAND Flash," in SIGMETRICS, 2017. Google ScholarGoogle ScholarDigital LibraryDigital Library
  95. Q. Xiong, F. Wu, Z. Lu, Y. Zhu, Y. Zhou, Y. Chu, C. Xie, and P. Huang, "Characterizing 3D Floating Gate NAND Flash: Observations, Analyses, and Implications," TOS, 2018. Google ScholarGoogle ScholarDigital LibraryDigital Library
  96. V. Ye, "The Solution to Bit Error Non-Uniformity of 3D NAND," in Flash Memory Summit, 2017.Google ScholarGoogle Scholar
  97. E. Zhang, W. Wang, C. Zhang, Y. Jin, G. Zhu, Q. Sun, D. W. Zhang, P. Zhou, and F. Xiu, "Tunable Charge-Trap Memory Based on Few-Layer MoS2," ACS Nano, 2014.Google ScholarGoogle Scholar
  98. X. Zhang, J. Li, H. Wang, K. Zhao, and T. Zhang, "Reducing Solid-State Storage Device Write Stress Through Opportunistic In-Place Delta Compression," in FAST, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in

            Full Access

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader
            About Cookies On This Site

            We use cookies to ensure that we give you the best experience on our website.

            Learn more

            Got it!