skip to main content
research-article
Public Access

Hardware Multithreaded Transactions

Published:19 March 2018Publication History
Skip Abstract Section

Abstract

Speculation with transactional memory systems helps pro- grammers and compilers produce profitable thread-level parallel programs. Prior work shows that supporting transactions that can span multiple threads, rather than requiring transactions be contained within a single thread, enables new types of speculative parallelization techniques for both programmers and parallelizing compilers. Unfortunately, software support for multi-threaded transactions (MTXs) comes with significant additional inter-thread communication overhead for speculation validation. This overhead can make otherwise good parallelization unprofitable for programs with sizeable read and write sets. Some programs using these prior software MTXs overcame this problem through significant efforts by expert programmers to minimize these sets and optimize communication, capabilities which compiler technology has been unable to equivalently achieve. Instead, this paper makes speculative parallelization less laborious and more feasible through low-overhead speculation validation, presenting the first complete design, implementation, and evaluation of hardware MTXs. Even with maximal speculation validation of every load and store inside transactions of tens to hundreds of millions of instructions, profitable parallelization of complex programs can be achieved. Across 8 benchmarks, this system achieves a geomean speedup of 99% over sequential execution on a multicore machine with 4 cores.

References

  1. C. Scott Ananian, Krste Asanovic, Bradley C. Kuszmaul, Charles E. Leiserson, and Sean Lie. 2005. Unbounded Transactional Memory. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture. IEEE Computer Society, Los Alamitos, CA, USA, 316--327. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News Vol. 39, 2 (Aug. 2011), 1--7. S. Gopal, James E. Smith, and Gurindar Sohi . 2001. Speculative Versioning Cache. IEEE Transactions on Parallel and Distributed Systems, Vol. 12, 12 (2001), 1305--1317. 1045--9219 Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Ye Zhang, Lawrence Rauchwerger, and Josep Torrellas. 1998. A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors. Technical Report.Google ScholarGoogle Scholar

Index Terms

  1. Hardware Multithreaded Transactions

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!