Abstract
With the popularity of modern FPGAs, the business of FPGA specific intellectual properties (IP) is expanding rapidly. This also brings in the concern of IP protection. FPGA vendors are making serious efforts toward IP protection, leading to standardization schemes like IEEE P1735. However, efficient techniques to prevent unauthorized overuse of IP still remain an open question. In this article, we propose a two-party IP protection scheme combining the re-configurable look-up table primitive of modern FPGAs with physically unclonable functions (PUF). The proposed scheme works with the assumption that the FPGA vendor provides the assurance of confidentiality and integrity of the developed IP. The proposed scheme is considerably lightweight compared to existing schemes, prevents overuse, and does not involve FPGA vendors or trusted third parties for IP licensing. The validation of the proposed scheme is done on MCNC’91 benchmark and third-party IPs like AES and lightweight MIPS processors.
- 2014. IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). IEEE SA-1735-2014. Retrieved from https://standards.ieee.org/findstds/standard/1735-2014.html.Google Scholar
- 2015. IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). IEEE Std 1735-2014 (Incorporates IEEE Std 1735-2014/Cor 1-2015), 1--90.Google Scholar
- Actel. 2003. Implementation of Security in Actel’s ProASIC and ProASICPLUS Flash-Based FPGAs. Retrieved from http://www.actel.com/documents/Flash_Security_AN.pdf.Google Scholar
- Yousra Alkabani and Farinaz Koushanfar. 2008. Active control and digital rights management of integrated circuit IP cores. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems. ACM. Google Scholar
Digital Library
- Aydin Aysu, Ege Gulcan, and Patrick Schaumont. 2014. SIMON Says, Break the Area Records for Symmetric Key Block Ciphers on FPGAs. Cryptology ePrint Archive, Report 2014/237.Google Scholar
- Arnab Bag, Sikhar Patranabis, Debapriya Basu Roy, and Debdeep Mukhopadhyay. 2018. Cryptographically secure multi-tenant provisioning of FPGAs. arXiv preprint arXiv:1802.04136 (2018). https://arxiv.org/abs/1802.04136Google Scholar
- Bassel Soudan, Wael Adi, and Abdulrahman Hanoun. 2016. IP protection of FPGA cores through a novel public/secret-key encryption mechanism. In Secure System Design and Trustable Computing. Springer, 369–389.Google Scholar
- Ray Beaulieu, Douglas Shors, Jason Smith, Stefan Treatman-Clark, Bryan Weeks, and Louis Wingers. 2013. The SIMON and SPECK Families of Lightweight Block Ciphers. Cryptology ePrint Archive, Report 2013/404.Google Scholar
- L. Bossuet and B. Colombier. 2016. Comments on “A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing.” IEEE Trans. Inf. Forens. Secur. 11, 11 (Nov. 2016), 2624--2625. Google Scholar
Digital Library
- Marek Laban Oto Petura Lilian Bossuet Viktor Fischer Brice Colombier, Ugo Mureddu. 2017. Complete activation scheme for IP design protection. Retrieved March 11, 2018 from http://www.hostsymposium.org/host2017/hwdemo/HOST_2017_hwdemo_3.pdf.Google Scholar
- R. S. Chakraborty and S. Bhunia. 2009. HARPOON: An obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 10 (Oct. 2009), 1493--1502. Google Scholar
Digital Library
- Urbi Chatterjee, Vidya Govindan, Rajat Sadhukhan, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, Debashis Mahata, and Mukesh Prabhu. 2017. Building PUF based Authentication and Key Exchange Protocol for IoT without Explicit CRPs in Verifier Database. Cryptology ePrint Archive, Report 2017/422. Retrieved from https://eprint.iacr.org/2017/422.Google Scholar
- Animesh Chhotaray, Adib Nahiyan, Thomas Shrimpton, Domenic Forte, and Mark Tehranipoor. 2017. Standardizing bad cryptographic practice: A teardown of the IEEE standard for protecting electronic-design intellectual property. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security. ACM. Google Scholar
Digital Library
- B. Colombier, L. Bossuet, V. Fischer, and D. Hély. 2017. Key reconciliation protocols for error correction of silicon PUF responses. IEEE Trans. Inf. Forens. Secur. 12, 8 (Aug. 2017), 1988--2002.Google Scholar
Digital Library
- Jeroen Delvaux, Dawu Gu, Dries Schellekens, and Ingrid Verbauwhede. 2015. Helper data algorithms for PUF-based key generation: Overview and analysis. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 34, 6 (2015), 889--902.Google Scholar
Digital Library
- Dimitris, Lazaridis. 2012. MIPSR2000. Retrieved from http://opencores.com/project.mipsr2000.Google Scholar
- Yevgeniy Dodis, Leonid Reyzin, and Adam Smith. 2004. Fuzzy extractors: How to generate strong keys from biometrics and other noisy data. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques (EUROCRYPT’04). 523--540.Google Scholar
Cross Ref
- Saar Drimer, Tim Güneysu, Markus G. Kuhn, and Christof Paar. 2008. Protecting multiple cores in a single FPGA design. (unpublished).Google Scholar
- Jorge Guajardo, Sandeep S. Kumar, Geert-Jan Schrijen, and Pim Tuyls. 2007. FPGA intrinsic PUFs and their use for IP protection. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES’07). 63--80. Google Scholar
Digital Library
- J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls. 2007. Physical unclonable functions and public-key crypto for FPGA IP protection. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL’07). 189--195.Google Scholar
- Ujjwal Guin, Qihang Shi, Domenic Forte, and Mark M. Tehranipoor. 2016. FORTIS: A comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Trans. Des. Autom. Electron. Syst. 21, 4, Article 63 (May 2016), 20 pages. Google Scholar
Digital Library
- Vladimir P. Klybik and Alexander A. Ivaniuk. 2015. Use of arbiter physical unclonable function to solve identification problem of digital devices. Autom. Contr. Comput. Sci. 49, 3 (2015), 139--147.Google Scholar
Cross Ref
- R. Maes, D. Schellekens, and I. Verbauwhede. 2012. A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs. IEEE Trans. Inf. Forens. Secur. 7, 1 (Feb. 2012), 98--108. Google Scholar
Digital Library
- Sanu K. Mathew, Sudhir K. Satpathy, Mark A. Anders, Himanshu Kaul, Steven K. Hsu, Amit Agarwal, Gregory K. Chen, Rachael J. Parker, Ram K. Krishnamurthy, and Vivek De. 2014. 16.2 A 0.19 pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’14). IEEE, 278--279.Google Scholar
Cross Ref
- MCNC. 91. Benchmarks. Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University (1991).Google Scholar
- Amir Moradi, Alessandro Barenghi, Timo Kasper, and Christof Paar. 2011. On the vulnerability of FPGA bitstream encryption against power analysis attacks: Extracting keys from xilinx Virtex-II FPGAs. In Proceedings of the ACM Conference on Computer and Communications Security (CCS’11). 111--124. Google Scholar
Digital Library
- Shahed E. Quadir, Junlin Chen, Domenic Forte, Navid Asadizanjani, Sina Shahbazmohamadi, Lei Wang, John Chandy, and Mark Tehranipoor. 2016. A survey on chip to system reverse engineering. J. Emerg. Technol. Comput. Syst. 13, 1, Article 6 (April 2016), 34 pages. Google Scholar
Digital Library
- M. Rostami, F. Koushanfar, and R. Karri. 2014. A primer on hardware security: Models, methods, and metrics. Proc. IEEE 102, 8 (Aug. 2014), 1283--1295.Google Scholar
Cross Ref
- Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger, Debdeep Mukhopadhyay, Xuan Thuy Ngo, and Zakaria Najm. 2015. Reconfigurable LUT: A double edged sword for security-critical applications. In Proceedings of the International Conference on Security, Privacy, and Applied Cryptography Engineering. 248–268. Google Scholar
Digital Library
- J. A. Roy, F. Koushanfar, and I. L. Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the 2008 Design, Automation and Test in Europe Conference. 1069--1074. Google Scholar
Digital Library
- Aria Shahverdi, Mostafa Taha, and Thomas Eisenbarth. 2015. Silent Simon: A Threshold Implementation under 100 Slices. Cryptology ePrint Archive, Report 2015/172.Google Scholar
- Eric Simpson and Patrick Schaumont. 2006. Offline hardware/software authentication for reconfigurable platforms. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES’06). 311--323. Google Scholar
Digital Library
- G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the Design Automation Conference (DAC’07). 9--14. Google Scholar
Digital Library
- Mark Mohammad Tehranipoor, Ujjwal Guin, and Domenic Forte. 2015. Counterfeit Integrated Circuits: Detection and Avoidance. Springer, Berlin. Google Scholar
Digital Library
- Transparency Market Research. 2014. FPGA Market—Global Industry Analysis, Size, Share, Growth, Trends and Forecast, 2014-2020. Retrieved from https://www.transparencymarketresearch.com/field-programmable-gate-array.html.Google Scholar
- Kan Xiao, Domenic Forte, Yier Jin, Ramesh Karri, Swarup Bhunia, and Mark Mohammad Tehranipoor. 2016. Hardware trojans: Lessons learned after one decade of research. ACM Trans. Design Autom. Electr. Syst. 22, 1 (2016), 6:1--6:23. Google Scholar
Digital Library
- Kan Xiao, M. D. Tauhidur Rahman, Domenic Forte, Yu Huang, Mei Su, and Mohammad Tehranipoor. 2014. Bit selection algorithm suitable for high-volume production of SRAM-PUF. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’14). IEEE, 101--106.Google Scholar
Cross Ref
- Xilinx. 2014. Xilinx Plug-and-Play IP: Accelerating Productivity and Design Reuse. Retrieved from https://www.xilinx.com/publications/prod_mktg/ipcenter/Plug_and_Play_IP_backgrounder.pdf.Google Scholar
- S. S. Zalivaka, A. V. Puchkov, V. P. Klybik, A. A. Ivaniuk, and C. H. Chang. 2016. Multi-valued Arbiters for quality enhancement of PUF responses on FPGA implementation. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’16). 533--538.Google Scholar
- Jiliang Zhang, Yaping Lin, Yongqiang Lyu, and Gang Qu. 2015. A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing. IEEE Trans. Inf. Forens. Secur. 10, 6 (2015), 1137--1150. Google Scholar
Digital Library
Index Terms
Combining PUF with RLUTs: A Two-party Pay-per-device IP Licensing Scheme on FPGAs
Recommendations
Implementation of efficient SR-Latch PUF on FPGA and SoC devices
In this paper we present a reliable and efficient SR-Latch based PUF design, with two times improvement in area over the state of the art, thus making it very attractive for low-area designs. This PUF is able to reliably generate a cryptographic key. ...
PUF-enhanced offline RFID security and privacy
RFID (Radio Frequency IDentification) based communication solutions have been widely used nowadays for mobile environments such as access control for secure system, ticketing systems for transportation, and sport events. These systems usually depend on ...
An Energy-Efficient PUF Design: Computing While Racing
ISLPED '16: Proceedings of the 2016 International Symposium on Low Power Electronics and DesignPhysical unclonable functions (PUFs) take advantage of the effect of process variation on hardware to obtain their unclonability. Traditional PUF design only focuses on the analog signals of circuits. An arbiter PUF, for example, generates responses by ...






Comments