skip to main content
research-article

A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation

Published:30 May 2019Publication History
Skip Abstract Section

Abstract

Time-to-digital converters (TDCs) are widely used in applications that require the measurement of the time interval between events. In previous designs using a feedback loop and an extended delay line, process-voltage-temperature (PVT) variation often decreases the accuracy of measurements. To overcome the loss of accuracy caused by PVT variation, this study proposes a novel design of a synthesizable TDC that employs run-time estimation and compensation of PVT variation. A delay line consisting of a series of buffers is used to detect the period of a ring oscillator designed to measure the time interval between two events. By comparing the detected period and the system clock, the variation of the oscillation period is compensated at run-time. The proposed TDC is successfully implemented by using a low-cost Xilinx Spartan-6 LX9 FPGA with a 50-MHz oscillator. Experimental results show that the proposed TDC is robust to PVT variation with a resolution of 19.1 ps. In comparison with previous design, the proposed TDC achieves about five times better tradeoff in the area, resolution, and frequency of the reference clock.

References

  1. P. Bifulco, V. Izzo, S. Mastroianni, A. Aloisio, R. Giordano, F. Ameli, V. Bocci, S. Cadeddu, L. Casu, A. Lai, A. Loi. 2016. A fully-digital and fully synthesizable TDC for high energy physics experiments. In 2016 2nd International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP’16). Krakow, Poland, 1--4.Google ScholarGoogle Scholar
  2. Y. Luo, G. Chen, and K. Zhou. 2009. A picosecond TDC architecture for multiphase PLLs. In Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI’09). ACM, New York, 437--440. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. X. T. Nguyen, V. L. Dinh, H.-J. Lee, and H. Kim. 2018. A high-definition LIDAR system based on two-mirror deflection scanners. IEEE Sensors Journal 18, 2 (2018), 559--568.Google ScholarGoogle ScholarCross RefCross Ref
  4. Texas Instrument. 2018. LiDAR Pulsed Time of Flight Reference Design. Revised version. {Online}. Available: http://www.ti.com/lit/ug/tiducm1b/tiducm1b.pdf (Accessed on 2018.04.30).Google ScholarGoogle Scholar
  5. P. Keranen, K. Maatta, and J. Kostamovaara. 2011. Wide-range time-to-digital converter with 1-ps single-shot precision. IEEE Transactions on Instrumentation and Measurement 60, 9 (2011), 3162--3172.Google ScholarGoogle ScholarCross RefCross Ref
  6. C. Veerappan, J. Richardson, R. Walker, D. Li, M. W. Fishburn, Y. Maruyama, D. Stoppa, F. Borghetti, M. Gersbach, R. K. Henderson, and E. Charbon. 2011. A 160×128 single-photon image sensor with onpixel 55 ps 10 b time-to-digital converter. In IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, (Feb. 2011) 312--314.Google ScholarGoogle Scholar
  7. L. Braga, L. Gasparini, L. Grant, R. Henderson, N. Massari, M. Perenzoni, D. Stoppa, and R. Walker. 2014. A fully digital 8×16 SiPM array for PET applications with per-pixel TDCs and real-time energy output. IEEE Journal on Solid-State Circuits 49, 1 (2014), 301--314.Google ScholarGoogle ScholarCross RefCross Ref
  8. J. Kalisz, R. Szplet, J. Pasierbinski, and A. Poniecki. 1997. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution. IEEE Transactions on Instrumentation and Measurement 46, 1 (1997), 51--55.Google ScholarGoogle ScholarCross RefCross Ref
  9. A. Balla, M. M. Beretta, P. Ciambrone, M. Gattaa, F. Gonnella, L. Iafolla, M. Mascolo, R. Messi, D. Moricciani, and D. Riondino. 2014. The characterization and application of a low resource FPGA-based time to digital converter. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 739 (2014), 75--82.Google ScholarGoogle ScholarCross RefCross Ref
  10. J. Song, Q. An, and S. Liu. 2006. A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays. IEEE Transactions on Nuclear Science 53, 1 (2006), 236--241.Google ScholarGoogle ScholarCross RefCross Ref
  11. C. Favi and E. Charbon. 2009. A 17 ps time-to-digital converter implemented in 65 nm FPGA technology. In Proceedings of ACM/SIGDA International Symposium Field Programmable Gate Arrays. 113--120. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. M. W. Fishburn, L. H. Menninga, C. Favi, and E. Charbon. 2013. A 19.6 ps, FPGA-based TDC with multiple channels for open source applications. IEEE Transactions on Nuclear Science 60, 3 (2013), 2203--2208.Google ScholarGoogle ScholarCross RefCross Ref
  13. Q. Shen, Sh. Liu, B. Qi, Q. An, Sh. Liao, P. Shang, Ch. Peng, and W. Liu. 2015. A 1.7 ps equivalent bin size and 4.2 ps RMS FPGA TDC based on multi-chain measurements averaging method. IEEE Transaction on Nuclear Science 62, 3 (2015), 947--954.Google ScholarGoogle ScholarCross RefCross Ref
  14. N. Dutton, J. Vergote, S. Gnecchi, L. Grant, D. Lee, S. Pellegrini, Br. Rae, and R. Henderson. 2014. Multiple-event direct to histogram TDC in 65 nm FPGA technology. In Proceedings of 10th Conference Ph.D. Research in Microelectronics and Electronics (PRIME). 1--5.Google ScholarGoogle Scholar
  15. H. Chen, Y. Zhang, and D. D.-U. Li. 2017. A low nonlinearity, missing-code free time-to-digital converter based on 28-nm FPGAs with embedded bin-width calibrations. IEEE Transactions on Instrumentation and Measurement 66, 7 (2017), 1912--1921.Google ScholarGoogle ScholarCross RefCross Ref
  16. J. Y. Won and J. S. Lee. 2016. Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs. IEEE Transactions on Instrumentation and Measurement 65, 7 (2016), 1678--1689.Google ScholarGoogle ScholarCross RefCross Ref
  17. S. Bourdeauducq. 2013. A 26 ps RMS time-to-digital converter core for SPARTAN-6 FPGAs. {Online}. Available: https://arxiv.org/ abs/1303.6840.Google ScholarGoogle Scholar
  18. A. Tontini, L. Gasparini, L. Pancheri, and R. Passerone. 2018. Design and characterization of a low-cost FPGA-based TDC. IEEE Transactions on Nuclear Science 65, 2 (2018), 680--690.Google ScholarGoogle ScholarCross RefCross Ref
  19. A. K. M. K. Mollah, R. Rosales, S. Tabatabaei, J. Cicalo, and A. Ivanov. 2007. Design of a tunable differential ring oscillator with short start-up and switching transients. IEEE Transactions on Circuits and Systems I: Regular Papers 54, 12 (2007), 2669--2682.Google ScholarGoogle ScholarCross RefCross Ref
  20. S. Henzler. 2010. Time-to-digital converters. In Springer Series in Advanced Microelectronics. Springer Verlag. no. ISBN 978-90-481-86273. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. K. J. Hong, E. Kim, J. Y. Yeom, P. D. Olcott, and C. S. Levin. 2012. FPGA-based time-to-digital converter for time-of-flight PET detector. In 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSS/MIC). Anaheim, CA, 2463--2465.Google ScholarGoogle Scholar
  22. P. Chen, Sh.-L. Liu, and J. Wu. 2000. A CMOS pulse-shrinking delay element for time interval measurement. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47, 9 (2000), 954--958.Google ScholarGoogle ScholarCross RefCross Ref
  23. Stanford Research Systems. System specification of Model DG55 Digital Delay/ Pulse Generator, {Online}. Available: https://www.thinksrs.com/downloads/pdfs/manuals/DG535m.pdf (Accessed on June 1<sup>st</sup> 2017).Google ScholarGoogle Scholar
  24. Van Luan Dinh, Xuan Truong Nguyen, and Hyuk-Jae Lee. 2018. A new FPGA implementation of a time-to-digital converter supporting run-time estimation of operating condition variation. In IEEE International Symposium on Circuits and Systems (ISCAS).Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        HTML Format

        View this article in HTML Format .

        View HTML Format
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!