skip to main content
research-article

Recent Attacks and Defenses on FPGA-based Systems

Published:21 August 2019Publication History
Skip Abstract Section

Abstract

Field-programmable gate array (FPGA) is a kind of programmable chip that is widely used in many areas, including automotive electronics, medical devices, military and consumer electronics, and is gaining more popularity. Unlike the application specific integrated circuits (ASIC) design, an FPGA-based system has its own supply-chain model and design flow, which brings interesting security and trust challenges. In this survey, we review the security and trust issues related to FPGA-based systems from the market perspective, where we model the market with the following parties: FPGA vendors, foundries, IP vendors, EDA tool vendors, FPGA-based system developers, and end-users. For each party, we show the security and trust problems they need to be aware of and the associated solutions that are available. We also discuss some challenges and opportunities in the security and trust of FPGA-based systems used in large-scale cloud and datacenters.

References

  1. R. Druyer, L. Torres, and P. Benoit. 2015. A survey on security features in modern FPGAs. In Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC’15).Google ScholarGoogle Scholar
  2. Advancing Intellectual Property Protecting. 2015. Alliance for Gray Market and Counterfeit Abatement (AGMA). {Online}. Retrieved from http://www.agmaglobal.org/.Google ScholarGoogle Scholar
  3. S. Adee. 2008. The hunt for the kill switch. IEEE Spectr. 55 (2016), 426--437. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. S. Skorobogatov and C. Woods. 2012. Breakthrough silicon scanning discovers backdoor in military chip. In Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems. 23--40. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. H. Li, Q. Liu, and J. Zhang. 2016. A survey of hardware Trojan threat and defense. Integr. VLSI J. 55 (2016), 426--437.Google ScholarGoogle ScholarCross RefCross Ref
  6. S. Bhunia, M. Abramovici, D. Agrawal, P. Bradley, M. S. Hsiao, J. Plusquellic, and M. Tehranipoor. 2013. Protection against hardware Trojan attacks: Towards a comprehensive solution. IEEE Des. Test 30, 3 (2013), 6--17.Google ScholarGoogle ScholarCross RefCross Ref
  7. S. Drimer. 2008. Volatile FPGA design securityA survey. University of Cambridge.Google ScholarGoogle Scholar
  8. D. Chen, J. Cong, and P. Pan. 2006. FPGA design automation: A survey. Found. Trends Electron. Des. Autom. 1, 3 (2006), 195--334. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. T. Wollinger, J. Guajardo, and C. Paar. 2004. Security on FPGAs: State-of-the-art implementations and attacks. ACM Trans. Embed. Comput. Syst. 3, 3 (2004), 534--574. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. M. Majzoobi, F. Koushanfar, and M. Potkonjak. 2011. FPGA-oriented security. In Introduction to Hardware Security and Trust. 195--231.Google ScholarGoogle Scholar
  11. B. Badrignans, F. Devic, L. Torres, G. Sassatelli, and P. Benoit (Eds.). 2011. Security trends for FPGAS. Dordrecht: Springer Netherlands.Google ScholarGoogle Scholar
  12. R. Druyer, L. Torres, P. Benoit, P. V. Bonzom, and P. Le-Quere. 2015. A survey on security features in modern FPGAs. In Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC’15).Google ScholarGoogle Scholar
  13. A. M. Caulfield et al. 2017. Configurable clouds. IEEE Micro 37, 3 (2017), 52--61.Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. D. R. E. Gnad, Fabian Oboril, and M. B. Tahoori. 2017. Voltage drop-based fault attacks on FPGAs using valid bitstreams. In Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL’17).Google ScholarGoogle Scholar
  15. F. Schellenberg, D. R. Gnad, A. Moradi, and M. B. Tahoori. 2018. An inside job: Remote power analysis attacks on FPGAs. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE’18).Google ScholarGoogle Scholar
  16. M. Zhao and G. E. Suh. 2018. FPGA-based remote power side-channel attacks. In Proceedings of the IEEE Symposium on Security and Privacy.Google ScholarGoogle Scholar
  17. C. Ramesh, S. B. Patil, S. N. Dhanuskodi, G. Provelengios, S. Pillement, D. Holcomb, and R. Tessier. 2018. FPGA side-channel attacks without physical access. In Proceedings of the 26th IEEE Symposium on Field-Programmable Custom Computing Machines.Google ScholarGoogle Scholar
  18. I. Giechaskiel, K. B. Rasmussen, and K. Eguro. 2018. Information leakage between FPGA long wires. In Proceedings of the 13th ACM ASIA Conference on Information, Computer and Communications Security (ASIACCS’18).Google ScholarGoogle Scholar
  19. F. Schellenberg, D. R. E. Gnad, A. Moradi, M. B. Tahoori. 2018. Remote inter-chip power analysis side-channel attacks at board-level. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’18). Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Z. Zhang, Q. Yu, L. Njilla, and C. Kamhoua. 2018. FPGA-oriented moving target defense against security threats from malicious FPGA tools. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’18). 163--166.Google ScholarGoogle Scholar
  21. Z. Zhang et al. 2018. Securing FPGA-based obsolete component replacement for legacy systems. In Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED’18).Google ScholarGoogle ScholarCross RefCross Ref
  22. J. Zhang and G. Qu. 2014. A survey on security and trust of FPGA-based systems. In Proceedings of the International Conference on Field-Programmable Technology (ICFPT’14). 147--152.Google ScholarGoogle Scholar
  23. J. Lach, W. H. Mangione-Smith, and M. Potkonjak. 1998. Signature hiding techniques for FPGA intellectual property protection. In Proceedings of the IEEE/ACM International Conference on Computer Design 186--189. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. R. Krueger. 2004. Using high security features in Virtex-II series FPGAs (v1.0). Xilinx Application Note 766, 2004.Google ScholarGoogle Scholar
  25. R. Pappu, B. Recht, J. Taylor, and N. Gershenfeld. 2002. Physical one-way functions. Science, 297, 5589 (2002), 2026--30.Google ScholarGoogle Scholar
  26. C. Baetoniu. 2010. FPGA IFF copy protection using dallas semiconductor/maximDS2432 secure EEPROMS (v1.1). Xilinx Application Note 780, 2010.Google ScholarGoogle Scholar
  27. G. Crow. 2007. Advanced security schemes for Spartan Spartan-3 A/3 AN/3 A DSP FPGAs (v1.0). Xilinx Corp. White Paper, ref 267 (2007).Google ScholarGoogle Scholar
  28. A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe. 2001. Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput. Des. Integr. Circuits Syst. 20, 10 (2001), 1236--1252. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. M. Schmid, D. Ziener, and J. Teich. 2008. Netlist-level IP protection by watermarking for LUT-based FPGAs. In Proceedings of the International Conference on Field-Programmable Technology. 209--216.Google ScholarGoogle Scholar
  30. J. Lach, W. H. Mangione-Smith, and M. Potkonjak. 1999. Robust FPGA intellectual property protection through multiple small watermarks. In Proceedings of the Design Automation Conference. 831--836. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. A. B. Kahng, J. Lach, W. H. Mangione-Smith, et al. 1998. Watermarking techniques for intellectual property protection. In Proceedings of the Design Automation Conference. 776--781. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. J. Zhang, Y. Lin, Q. Wu, and W Che. 2012. Watermarking FPGA Bitfile for Intellectual Property Protection. Radioengineering 21, 2 (2012), 764--771.Google ScholarGoogle Scholar
  33. J. Zhang et al. 2012. Efficient verification of IP watermarks in FPGA designs through lookup table content extracting. IEICE Electron. Express 9, 22 (2012), 1735--1741.Google ScholarGoogle ScholarCross RefCross Ref
  34. A. K. Jain, L. Yuan, P. R. Pari, and G. Qu. 2003. Zero overhead watermarking technique for FPGA designs. In Proceedings of the 13th ACM Great Lakes Symposium on VLSI. 147--152. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. D. Ziener and J. Teich. 2007. Power signature watermarking of IP cores for FPGAs. J. Signal Process. Syst. 51, 1 (2007), 123--136. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. D. Ziener and J. Teich. 2006. FPGA core watermarking based on power signature analysis. In Proceedings of the IEEE International Conference on Field Programmable Technology. 205--212.Google ScholarGoogle Scholar
  37. D. Ziener, F. Baueregger, and J. Teich. 2010. Multiplexing methods for power watermarking. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 36--41.Google ScholarGoogle Scholar
  38. G. Qu. 2002. Publicly detectable watermarking for intellectual property authentication in VLSI design. IEEE Trans. Comput. Des. Integr. Circuits Syst. 21, 11 (2002), 1363--1368. Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. D. Saha and S. Sur-Kolay. 2012. Secure public verification of IP marks in FPGA design through a zero-knowledge protocol. IEEE Trans. Very Large Scale Integr. Syst. 20, 10 (2012), 1749--1757. Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. J. Zhang and L. Liu. 2017. Publicly verifiable watermarking for intellectual property protection in FPGA design. IEEE Trans. Very Large Scale Integr. Syst. 25 (2017), 1520--1527. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. J. Lach, W. Mangione-Smith, and M. Potkonjak. 1998. Fingerprinting digital circuits on programmable hardware. In International Workshop on Information Hiding. 16--31.Google ScholarGoogle Scholar
  42. J. Lach, W. H. Mangione-Smith, and M. Potkonjak. 2001. Fingerprinting techniques for field-programmable gate array intellectual property protection. IEEE Trans. Comput. Des. Integr. Circuits Syst. 20, 10 (2001), 1253--1261. Google ScholarGoogle ScholarDigital LibraryDigital Library
  43. G. Qu and M. Potkonjak. 2000. Fingerprinting intellectual property using constraint-addition. In Proceedings of the Design Automation Conference. 587--592. Google ScholarGoogle ScholarDigital LibraryDigital Library
  44. 2009. Design security in Stratix III devices (v1.5). Altera White Paper 01010, 2009.Google ScholarGoogle Scholar
  45. S. Trimberger, J. Moore, and W. Lu. 2011. Authenticated encryption for FPGA bitstreams. In Proceedings of the Symposium on Field Programmable Gate Arrays (FPGA’11). 83--86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  46. Y. Hori and A. Satoh. 2008. Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In Proceedings of the International Conference on Field Programmable Logic and Applications. 23--28.Google ScholarGoogle Scholar
  47. T. Güneysu, B. Möller, and C. Paar. 2007. Dynamic intellectual property protection for reconfigurable devices. In Proceedings of the International Conference on Field-Programmable Technology. 169--176.Google ScholarGoogle Scholar
  48. J. Zhang, Y. Lin, Y. Lyu, and G. Qu. 2015. A PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing. IEEE Trans. Inform. Forens. Sec. 10, 6 (2015), 1137--1150.Google ScholarGoogle ScholarDigital LibraryDigital Library
  49. Q. Guo, J. Ye, Y. Gong, Y. Hu, and X. Li. 2018. PUF based pay-per-device scheme for IP protection of CNN model. In Proceedings of the Asian Test Symposium. 115--120.Google ScholarGoogle Scholar
  50. S. Drimer and T. Gneysu. 2008. Protecting multiple cores in a single FPGA design. Retrieved from: http//www.cl.cam.ac.uk/sd410/papers/protect many cores.pdf.Google ScholarGoogle Scholar
  51. K. Kepa, F. Morgan, and K. Kosciuszkiewicz. 2009. IP protection in partially reconfigurable FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 403--409.Google ScholarGoogle Scholar
  52. R. Maes, D. Schellekens, and I. Verbauwhede. 2012. A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs. IEEE Trans. Inf. Forensics Secur. 7, 1 (2012), 98--108. Google ScholarGoogle ScholarDigital LibraryDigital Library
  53. T. Kean. 2002. Cryptographic rights management of FPGA intellectual property cores. In Proceedings of the Symposium on Field Programmable Gate Arrays (FPGA’02). 113--118. Google ScholarGoogle ScholarDigital LibraryDigital Library
  54. J. Zhang, G. Qu, Y. Lv, and Q. Zhou. 2014. A survey on silicon PUFs and recent advances in ring oscillator PUFs. J. Comput. Sci. Technol. 29, 4 (2014), 664--678.Google ScholarGoogle ScholarCross RefCross Ref
  55. C. Herder, M.-D. Yu, F. Koushanfar, and S. Devadas. 2014. Physical unclonable functions and applications: A tutorial. Proc. IEEE. 102, 8 (2014), 1126--1141.Google ScholarGoogle ScholarCross RefCross Ref
  56. Hardware Intrinsic Security. Retrieved from https://www.intrinsic-id.com/solutions/.Google ScholarGoogle Scholar
  57. Verayo Technology. Retrieved from http://www.verayo.com.Google ScholarGoogle Scholar
  58. D. D. E. Holcomb, W. P. Burleson, and K. Fu. 2009. Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 58, 9 (2009), 1198--1210. Google ScholarGoogle ScholarDigital LibraryDigital Library
  59. J. Guajardo, S. S. Kumar, G. Schrijen, and P. Tuyls. 2007. FPGA intrinsic PUFs and their use for IP protection. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems. 63--80. Google ScholarGoogle ScholarDigital LibraryDigital Library
  60. F. Koushanfar. 2012. Provably secure active IC metering techniques for piracy avoidance and digital rights management. IEEE Trans. Inform. Forens. Sec. 7, 1 (2012), 51--63. Google ScholarGoogle ScholarDigital LibraryDigital Library
  61. Y. Alkabani, F. Koushanfar, and M. Potkonjak. 2007. Remote activation of ICs for piracy prevention and digital right management. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’07). 674--677. Google ScholarGoogle ScholarDigital LibraryDigital Library
  62. Y. Alkabani and F. Koushanfar. 2008. Active control and digital rights management of integrated circuit IP cores. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 227--234. Google ScholarGoogle ScholarDigital LibraryDigital Library
  63. J. Lee, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. 2005. Extracting secret keys from integrated circuits. IEEE Trans. Very Large Scale Integr. Syst. 13, 10 (2005), 1200--1205. Google ScholarGoogle ScholarDigital LibraryDigital Library
  64. J. Zhang, X. Tan, X. Wang, A. Yan, and Z. Qin. 2018. T2FA: Transparent two-factor authentication. IEEE Access 6 (2018), 32677--32686.Google ScholarGoogle ScholarCross RefCross Ref
  65. J. Zhang, B. Qi, Z. Qin, and G. Qu. 2019. HCIC: Hardware-assisted control-flow integrity checking. IEEE Int. Things J. 6, 1 (2019), 458--471.Google ScholarGoogle ScholarCross RefCross Ref
  66. P. Qiu, Y. Lyu, J. Zhang, X. Wang, D. Zhai, and D. Wang. 2016. Physical unclonable functions-based linear encryption against code reuse attacks. In Proceedings of the 53rd Design Automation Conference. 1--6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  67. J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls. 2007. Physical unclonable functions and public-key crypto for FPGA IP protection. In Proceedings of the International Conference on Field Programmable Logic and Applications. 189--195.Google ScholarGoogle Scholar
  68. E. Simpson and P. Schaumont. 2006. Offline hardware / software authentication for reconfigurable platforms. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’06). 311--323. Google ScholarGoogle ScholarDigital LibraryDigital Library
  69. M. A. Gora, A. Maiti, and P. Schaumont. 2010. A flexible design flow for software IP binding in FPGA. IEEE Trans. Ind. Informatics 6, 4 (2010), 211--218.Google ScholarGoogle ScholarCross RefCross Ref
  70. S. Drimer and M. G. Kuhn. 2009. A protocol for secure remote updates of FPGA configurations. In Reconfigurable Computing: Architectures, Tools and Applications (ARC'09), J. Becker, R. Woods, P. Athanas, and F. Morgan (Eds.). Lecture Notes in Computer Science, Vol. 5453. Springer Berlin Heidelberg, 50--61. Google ScholarGoogle ScholarDigital LibraryDigital Library
  71. B. Badrignans, R. Elbaz, and L. Torres. 2008. Secure FPGA configuration architecture preventing system downgrade. In Proceedings of the International Conference on Field Programmable Logic and Applications. 317--322.Google ScholarGoogle Scholar
  72. F. Devic, L. Torres, and B. Badrignans. 2010. Secure protocol implementation for remote bitstream update preventing replay attacks on FPGA. In Proceedings of the International Conference on Field Programmable Logic and Applications. 179--182. Google ScholarGoogle ScholarDigital LibraryDigital Library
  73. F. Devic, L. Torres, J. Crenne, B. Badrignans, and P. Benoit. 2012. SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’12). 57--62.Google ScholarGoogle Scholar
  74. H. Kashyap and R. Chaves. 2016. Compact and on-the-fly secure dynamic reconfiguration for volatile FPGAs. ACM Trans. Reconfigurable Technol. Syst. 9, 2 (2016), 1--22. Google ScholarGoogle ScholarDigital LibraryDigital Library
  75. J. Zhang, Y. Lin, and G. Qu. 2015. Reconfigurable binding against FPGA replay attacks. ACM Trans. Des. Autom. Electron. Syst. 20, 2 (2015). Google ScholarGoogle ScholarDigital LibraryDigital Library
  76. W. Li, Z. Wasson, and S. A. Seshia. 2012. Reverse engineering circuits using behavioral pattern mining. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust. 83--88.Google ScholarGoogle Scholar
  77. P. Subramanyan, N. Tsiskaridze, K. Pasricha, D. Reisman, A. Susnea, and S. Malik. 2013. Reverse engineering digital circuits using functional analysis. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE’13). 1277--1280. Google ScholarGoogle ScholarDigital LibraryDigital Library
  78. R. Torrance and D. James. 2011. The state-of-the-art in semiconductor reverse engineering. In Proceedings of the 48th ACM/EDAC/IEEE Design Automation Conference (DAC’11). 333--338. Google ScholarGoogle ScholarDigital LibraryDigital Library
  79. S. E. Quadir, J. Chen, D. Forte, N. Asadizanjani, S. Shahbazmohamadi, L. Wang, J. Chandy, and M. Tehranipoor. 2016. A survey on chip to system reverse engineering. ACM J. Emerg. Technol. Comput. Syst. 13, 1 (2016), Article No. 6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  80. J.-B. Note and Éric Rannaud. 2008. From the bitstream to the netlist. In Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays. 264. Google ScholarGoogle ScholarDigital LibraryDigital Library
  81. F. Benz, A. Seffrin, and S. A. Huss. 2012. Bil: A tool-chain for bitstream reverse-engineering. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 735--738.Google ScholarGoogle Scholar
  82. J. Baukus, L. Chow, R. Cocchi, and B. Wang. 2012. Camouflaging a standard cell based integrated circuit. US Pat. 8,151,235, 2, 12 (2012).Google ScholarGoogle Scholar
  83. J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri. 2013. Security analysis of integrated circuit camouflaging. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security. 709--720. Google ScholarGoogle ScholarDigital LibraryDigital Library
  84. G. K. Contreras, M. T. Rahman, and M. Tehranipoor. 2013. Secure split-test for preventing IC piracy by untrusted foundry and assembly. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS’13). 196--203.Google ScholarGoogle Scholar
  85. M. Jagasivamani, P. Gadfort, M. Sika, M. Bajura, and M. Fritze. 2014. Split-fabrication obfuscation: Metrics and techniques. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’14). 7--12.Google ScholarGoogle Scholar
  86. Y. Alkabani and F. Koushanfar. 2007. Active hardware metering for intellectual property protection and security. In Proceedings of the USENIX Security Symposium. 291--306. Google ScholarGoogle ScholarDigital LibraryDigital Library
  87. R. S. Chakraborty and S. Bhunia. 2010. RTL hardware IP protection using key-based control and data flow obfuscation. In Proceedings of the 23rd International Conference on VLSI Design. 405--410. Google ScholarGoogle ScholarDigital LibraryDigital Library
  88. J. A. Roy, F. Koushanfar, and I. L. Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the Design, Automation and Test in Europe Conference. 1069--1074. Google ScholarGoogle ScholarDigital LibraryDigital Library
  89. J. Zhang. 2016. A practical logic obfuscation technique for hardware security. IEEE Trans. Very Large Scale Integr. Syst. 24, 3 (2016), 1193--1197. Google ScholarGoogle ScholarDigital LibraryDigital Library
  90. S. Koteshwara, C. H. Kim, and K. K. Parhi. 2017. Key-based dynamic functional obfuscation of integrated circuits using sequentially triggered mode-based design. IEEE Trans. Inf. Foren. Sec.Google ScholarGoogle Scholar
  91. J. Rajendran, G. S. Rose, R. Karri, and M. Potkonjak. 2012. Nano-PPUF: A memristor-based security primitive. In Proceedings of the IEEE Computer Society Symposium. VLSI, 84--87. Google ScholarGoogle ScholarDigital LibraryDigital Library
  92. Y. Bi, K. Shamsi, J.-S. Yuan, P.-E. Gaillardon, G. De Micheli, X. Yin, X. S. Hu, M. Niemier, and Y. Jin. 2016. Emerging technology-based design of primitives for hardware security. ACM J. Emerg. Technol. Comput. Syst. 13, 1 (2016), 1--19. Google ScholarGoogle ScholarDigital LibraryDigital Library
  93. F. Koushanfar and G. Qu. 2001. Hardware metering. In Proceedings of the Design Automation Conference (DAC’01). 490--493. Google ScholarGoogle ScholarDigital LibraryDigital Library
  94. F. Koushanfar. 2012. Hardware metering: A survey. In Introduction to Hardware Security and Trust, M. Tehranipoor and C. Wang (Eds.), Springer New York. 103--122.Google ScholarGoogle Scholar
  95. R. S. Chakraborty, S. Narasimhan, and S. Bhunia. 2009. Hardware Trojan: Threats and emerging solutions. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. 166--171.Google ScholarGoogle Scholar
  96. M. Tehranipoor and F. Koushanfar. 2010. A survey of hardware Trojan taxonomy and detection. IEEE Des. Test Comput. 27, 1 (2010), 10--25. Google ScholarGoogle ScholarDigital LibraryDigital Library
  97. S. Trimberger. 2007. Trusted design in FPGAs. In Proceedings of the 44th ACM/IEEE Design Automation Conference. 5--8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  98. I. Hadzic, S. Udani, and J. M. Smith. 1999. FPGA viruses. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 291--300. Google ScholarGoogle ScholarDigital LibraryDigital Library
  99. M. Patterson, A. Mills, R. Scheel, J. Tillman, E. Dye, and J. Zambreno. 2013. A multi-faceted approach to FPGA-based Trojan circuit detection. In Proceedings of the IEEE VLSI Test Symposium (VTS’13). 1--4. Google ScholarGoogle ScholarDigital LibraryDigital Library
  100. R. S. Chakraborty, I. Saha, A. Palchaudhuri, and G. K. Naik. 2013. Hardware Trojan insertion by direct modification of FPGA configuration bitstream. IEEE Des. Test 30, 2 (2013), 45--54.Google ScholarGoogle ScholarCross RefCross Ref
  101. P. Swierczynski, M. Fyrbiak, C. Paar, C. Huriaux, and R. Tessier. 2015. Protecting against cryptographic Trojans in FPGAs. In Proceedings of the 23rd IEEE International Symposium on Field-Programmable Custom Computing Machines. 151--154. Google ScholarGoogle ScholarDigital LibraryDigital Library
  102. K. Eguro and R. Venkatesan. 2012. FPGAs for trusted cloud computing. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 63--70.Google ScholarGoogle Scholar
  103. L. Xu, W. Shi, and T. Suh. 2014. PFC: Privacy preserving FPGA cloud—A case study of MapReduce. In Proceedings of the 7th IEEE International Conference on Cloud Computing. 280--287. Google ScholarGoogle ScholarDigital LibraryDigital Library
  104. S. Mal-Sarkar, A. Krishna, A. Ghosh, and S. Bhunia. 2014. Hardware trojan attacks in FPGA devices. In Proceedings of the 24th Great Lakes Symposium on VLSI. 287--292. Google ScholarGoogle ScholarDigital LibraryDigital Library
  105. L. Liu, Z. Zhou, S. Wei, M. Zhu, S. Yin, and S. Mao. 2018. DRMaSV: Enhanced capability against hardware Trojans in coarse grained reconfigurable architectures. IEEE Trans. CAD Integ. Circ. Syst. 37, 4 (2018), 782--795. Google ScholarGoogle ScholarDigital LibraryDigital Library
  106. H. Foster. 2012. The 2012 Wilson research group functional verification study. Retrieved from: http://blogs.mentor.com/verificationhorizons/blog/2013/04/23/prologue-the-2012-wilson-research-group-functionalverification-study/.Google ScholarGoogle Scholar
  107. P. C. Kocher. 1996. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In Proceedings of the Advances in Cryptology (CRYPTO'96). 104--113. Google ScholarGoogle ScholarDigital LibraryDigital Library
  108. P. Kocher, J. Jaffe, and B. Jun. 1999. Differential power analysis. In Proceedings of the International Conference on Advances in Cryptology. 388--397. Google ScholarGoogle ScholarDigital LibraryDigital Library
  109. R. Karri, K. Wu, P. Mishra, and Yongkook Kim. 2002. Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. IEEE Trans. Comput. Des. Integr. Circuits Syst. 21, 12 (2002), 1509--1517. Google ScholarGoogle ScholarDigital LibraryDigital Library
  110. K. Wu, Ramesh Karri, G. Kuznetsov, and M. Goessel. 2004. Low cost concurrent error detection for the advanced encryption standard. In Proceedings of the International Conference on Test. 1242--1248. Google ScholarGoogle ScholarDigital LibraryDigital Library
  111. A. Moradi and O. Mischke. 2013. On the simplicity of converting leakages from multivariate to univariate. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’13). 1--20. Google ScholarGoogle ScholarDigital LibraryDigital Library
  112. E. Trichina and R. Korkikyan. 2010. Multi fault laser attacks on protected CRT-RSA. In Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography. 75--86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  113. M. Medwed and J.-M. Schmidt. 2008. A generic fault countermeasure providing data and program flow integrity. In Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography. 68--73. Google ScholarGoogle ScholarDigital LibraryDigital Library
  114. C. Giraud. 2006. An RSA implementation resistant to fault attacks and to simple power analysis. IEEE Trans. Comput. 55, 9 (2006), 1116--1120. Google ScholarGoogle ScholarDigital LibraryDigital Library
  115. J. Fan and I. Verbauwhede. 2012. An updated survey on secure ECC implementations: Attacks, countermeasures and cost. In Cryptography and Security: From Theory to Applications, D. Naccache (Eds.). Lecture Notes in Computer Science, Vol. 6805. Springer Berlin Heidelberg, 265--282. Google ScholarGoogle ScholarDigital LibraryDigital Library
  116. A. Moradi, A. Barenghi, T. Kasper, and C. Paar. 2011. On the vulnerability of FPGA bitstream encryption against power analysis attacks. In Proceedings of the ACM Conference on Computer and Communications Security. p. 111. Google ScholarGoogle ScholarDigital LibraryDigital Library
  117. A. Moradi, M. Kasper, and C. Paar. 2011. On the portability of side-channel attacks—An analysis of the Xilinx Virtex 4, Virtex 5, and Spartan 6 bitstream encryption mechanism. Design Rep 201 (2011), 5--7.Google ScholarGoogle Scholar
  118. A. Moradi, D. Oswald, C. Paar, and P. Swierczynski. 2013. Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays. p. 91. Google ScholarGoogle ScholarDigital LibraryDigital Library
  119. A. Bogdanov, A. Moradi, and T. Yalcin. 2012. Efficient and side-channel resistant authenticated encryption of FPGA bitstreams. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 1--6.Google ScholarGoogle Scholar
  120. W. Wolf. 2004. FPGA-Based System Design. Prentice Hall. Google ScholarGoogle ScholarDigital LibraryDigital Library
  121. I. Kuon, R. Tessier, and J. Rose. 2007. FPGA architecture: Survey and challenges. Found. Trends Electron. Des. Autom. 2, 2 (2007), 135--253. Google ScholarGoogle ScholarDigital LibraryDigital Library
  122. J. Gu, G. Qu, and Q. Zhou. 2009. Information hiding for trusted system design. In Proceedings of the Design Automation Conference (DAC’09). 698--701. Google ScholarGoogle ScholarDigital LibraryDigital Library
  123. T. Huffmire, B. Brotherton, T. Sherwood, R. Kastner, T. Levin, T. D. Nguyen, and C. Irvine. 2008. Managing security in FPGA-based embedded systems. IEEE Des. Test Comput. 25, 6 (2008), 590--598. Google ScholarGoogle ScholarDigital LibraryDigital Library
  124. S. Trimberger and J. Moore. 2014. FPGA security. In Proceedings of the Design Automation Conference (DAC’14). 1--4.Google ScholarGoogle Scholar
  125. F. Durvaux, S. Kerckhof, F. Regazzoni, and F. Standaert. 2014. A survey of recent results in FPGA security and intellectual property protection. In Secure Smart Embedded Devices, Platforms and Applications, K. Markantonakis and K. Mayes (Eds.). Springer New York. 201--224.Google ScholarGoogle Scholar
  126. G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the ACM/IEEE Design Automation Conference. 9--14. Google ScholarGoogle ScholarDigital LibraryDigital Library
  127. J. Zhang, X. Tan, Y. Zhang et al. 2018. Frequency offset-based ring oscillator physical unclonable function. IEEE Trans. Multi-Scale Comput. Syst. 4, 4 (2018), 711--721.Google ScholarGoogle ScholarCross RefCross Ref
  128. J. Zhang, L. Wan, Q. Wu, and G. Qu. DMOS-PUF: Dynamic multi-key-selection obfuscation for strong PUFs against machine learning attacks. Retrieved from: arXiv:1806.02011.Google ScholarGoogle Scholar
  129. W. Yan, F. Tehranipoor, and J. A. Chandy. 2017. PUF-based fuzzy authentication without error correcting codes. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 36, 9 (2017), 1445--1457.Google ScholarGoogle ScholarDigital LibraryDigital Library
  130. J. Miao, M. Li, S. Roy, Y. Ma, and B. Yu. 2017. SD-PUF: Spliced digital physical unclonable function. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 37, 5 (2017), 927--940.Google ScholarGoogle Scholar
  131. Z. Pang, J. Zhang, Q. Zhou et al. 2017. Crossover ring oscillator PUF. In Proceedings of the 18th International Symposium on Quality Electronic Design (ISQED’17).Google ScholarGoogle Scholar
  132. J. Ye, Y. Hu, and X. Li. 2017. VPUF: Voter based physical unclonable function with high reliability and modeling attack resistance. In Proceedings of the IEEE International On-Line Testing Symposium (IOLTS’17). 74--79.Google ScholarGoogle Scholar
  133. Y. Cao, C. Q. Liu, and C. H. Chang. 2018. A low power diode-clamped inverter-based strong physical unclonable function for robust and lightweight authentication. IEEE Trans. Circ. Syst. I: Reg. Papers 65, 11 (2018), 3864--3873.Google ScholarGoogle ScholarCross RefCross Ref
  134. Y. Cao, Y. Guo, B. Liu, W. Ge, M. Zhu, and C. Chang. 2018. A fully digital physical unclonable function based temperature sensor for secure remote sensing. In Proceedings of the International Conference on Computer Communication and Networks (ICCCN’18). 1--8.Google ScholarGoogle Scholar
  135. J. Zhang and G. Qu. 2019. Physical unclonable function-based key sharing via machine learning for IoT security. IEEE Transactions on Industrial Electronics. In Press.Google ScholarGoogle Scholar

Index Terms

  1. Recent Attacks and Defenses on FPGA-based Systems

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          • Published in

            cover image ACM Transactions on Reconfigurable Technology and Systems
            ACM Transactions on Reconfigurable Technology and Systems  Volume 12, Issue 3
            Special Section on Security in FPGAs and Regular Articles
            September 2019
            150 pages
            ISSN:1936-7406
            EISSN:1936-7414
            DOI:10.1145/3357092
            • Editor:
            • Deming Chen
            Issue’s Table of Contents

            Copyright © 2019 ACM

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 21 August 2019
            • Accepted: 1 June 2019
            • Revised: 1 March 2019
            • Received: 1 September 2018
            Published in trets Volume 12, Issue 3

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • research-article
            • Research
            • Refereed

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader

          HTML Format

          View this article in HTML Format .

          View HTML Format
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!