skip to main content
research-article

Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS

Published:08 October 2019Publication History
Skip Abstract Section

Abstract

Avionic software is the subject of stringent real time, determinism and safety constraints. Software designers face several challenges, one of them being the interferences that appear in common situations, such as resource sharing. The interferences introduce non-determinism and delays in execution time. One of the main interference prone resources are cache memories. In single-core processors, caches comprise multiple private levels. This breaks the isolation principle imposed by avionic standards, such as the ARINC-653. This standard defines partitioned architectures where one partition should never directly interfere with another one. In cache-based architectures, one partition can modify the cache content of another partition. In this paper, we propose a method based on cache locking to reduce the non-determinism and the contention on lower level memories while improving the time performances.

References

  1. Paul Parkinson. 2017. Update on using multicore processors with a commercial ARINC 653 implementation. (4 2017).Google ScholarGoogle Scholar
  2. RTCA SC-205. 2005. DO-297, Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations. (2005).Google ScholarGoogle Scholar
  3. ARINC. 2015. ARINC Specification 653: Avionics Application Software Standard Interface. (2015).Google ScholarGoogle Scholar
  4. RTCA SC-205. 2011. DO-178C, Software Considerations in Airborne Systems and Equipment Certification. (2011).Google ScholarGoogle Scholar
  5. I. Bate, P. Conmy, T. Kelly, and J. McDermid. 2001. Use of modern processors in safety-critical applications. Comput. J. 44, 6 (2001), 531--543.Google ScholarGoogle ScholarCross RefCross Ref
  6. B. D. Bui et al. 2008. Impact of cache partitioning on multi-tasking real time embedded systems. In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. 101--110.Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. R. Fuchsen. 2010. How to address certification for multi-core based IMA platforms: Current status and potential solutions. In 29th Digital Avionics Systems Conference. Salt Lake City, UT, USA, 5.E.3--1--5.E.3--11.Google ScholarGoogle ScholarCross RefCross Ref
  8. T. Adegbija and A. Gordon-Ross. 2015. Phase-based cache locking for embedded systems. In Proceedings of the 25th Edition on Great Lakes Symposium on VLSI (GLSVLSI ’15). ACM, New York, NY, USA, 115--120.Google ScholarGoogle Scholar
  9. K. Kang et al. 2012. Functional-level energy characterization of μC/OS-II and cache locking for energy saving. Bell Labs Technical Journal 17, 1 (June 2012), 219--227.Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Y. Liang and T. Mitra. 2010. Instruction cache locking using temporal reuse profile. In Design Automation Conference. 344--349.Google ScholarGoogle Scholar
  11. W. Zheng and H. Wu. 2014. WCET: Aware dynamic instruction cache locking. SIGPLAN Not. 49, 5 (June 2014), 53--62.Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. C. B. Watkins and R. Walter. 2007. Transitioning from federated avionics architectures to integrated modular avionics. In 2007 IEEE/AIAA 26th Digital Avionics Systems Conference. 2.A.1--1--2.A.1--10.Google ScholarGoogle Scholar
  13. F. Boniol. 2013. New Challenges for Future Avionic Architectures. Springer International Publishing, Cham, 1--1.Google ScholarGoogle Scholar
  14. A. J. Smith. 1982. Cache memories. ACM Comput. Surv. 14, 3 (Sept. 1982), 473--530.Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. J. Reineke, D. Grund, C. Berg, and R. Wilhelm. 2007. Timing predictability of cache replacement policies. Real-Time Systems 37, 2 (1 Nov 2007), 99--122.Google ScholarGoogle Scholar
  16. A. Löfwenmark and S. Nadjm-Tehrani. 2014. Challenges in future avionic systems on multi-core platforms. In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. 115--119.Google ScholarGoogle Scholar
  17. S. Mittal. 2016. A survey of techniques for cache locking. ACM Trans. Des. Autom. Electron. Syst. 21, 3, Article 49 (May 2016), 24 pages.Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. S. Plazar et al. 2012. WCET-aware static locking of instruction caches. In Proceedings of the Tenth International Symposium on Code Generation and Optimization (CGO’12). ACM, New York, NY, USA, 44--52.Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. I. Puaut and D. Decotigny. 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS’02). IEEE Computer Society, Washington, DC, USA, 114--. http://dl.acm.org/citation.cfm?id=827272.829141.Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. B. Cilku et al. 2015. A time-predictable instruction-cache architecture that uses prefetching and cache locking. In 2015 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops. 74--79.Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. M. Loach and W. Zhang. 2015. Exploring hybrid cache locking to balance performance and time predictability. In SoutheastCon 2015. 1--4.Google ScholarGoogle Scholar
  22. H. Ding, Y. Liang, and T. Mitra. 2012. WCET-centric partial instruction cache locking. In DAC Design Automation Conference 2012. 412--420.Google ScholarGoogle Scholar
  23. F. Ni et al. 2013. Combining instruction prefetching with partial cache locking to improve WCET in real-time systems. PloS one 8 (12 2013), e82975.Google ScholarGoogle Scholar
  24. T. Adegbija and A. Gordon-Ross. 2018. PhLock: A cache energy saving technique using phase-based cache locking. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26, 1 (Jan 2018), 110--121.Google ScholarGoogle ScholarCross RefCross Ref
  25. D. E. Goldberg and John H. Holland. 1988. Genetic algorithms and machine learning. Machine Learning 3, 2 (1 Oct 1988), 95--99.Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. William M. Spears and Kenneth D. De Jong. 1995. On the Virtues of Parameterized Uniform Crossover. Technical Report. NAVAL RESEARCH LAB WASHINGTON DC.Google ScholarGoogle Scholar
  27. Jan Gustafsson et al. 2010. The Mälardalen WCET benchmarks: Past, Present and Future. In 10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010) (OpenAccess Series in Informatics (OASIcs)), Björn Lisper (Ed.), Vol. 15. Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 136--146. The printed version of the WCET’10 proceedings are published by OCG (www.ocg.at) - ISBN 978-3-85403-268-7.Google ScholarGoogle Scholar
  28. SNU-RT Real-Time Benchmarks. [n. d.]. http://archi.snu.ac.kr/realtime/benchmark.Google ScholarGoogle Scholar
  29. Freescale Semiconductor. 2012. e200z760n3 Power Architecture® Core Reference Manual (rev 2. ed.). Number 2. Freescale Semiconductor Literature Distribution Center.Google ScholarGoogle Scholar
  30. Certification Authorities Software Team. 2003. CAST-20. (2003).Google ScholarGoogle Scholar
  31. Wenguang Zheng and Hui Wu. 2014. WCET: Aware dynamic instruction cache locking. SIGPLAN Not. 49, 5 (June 2014), 53--62. DOI:http://dx.doi.org/10.1145/2666357.2597820Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      HTML Format

      View this article in HTML Format .

      View HTML Format
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!