skip to main content
research-article

FLORA: FLoorplan Optimizer for Reconfigurable Areas in FPGAs

Published:08 October 2019Publication History
Skip Abstract Section

Abstract

Floorplanning is a mandatory step in the design of hardware accelerators for FPGA platforms, especially when adopting dynamic partial reconfiguration (DPR). This paper presents FLORA, an automated floorplanner based on optimization via Mixed-Integer Linear Programming (MILP). The floorplanning problem is solved by means of a novel fine-grained modeling strategy of FPGA resources. Furthermore, differently from other proposals, our approach takes into account several realistic Partial Reconfiguration (PR) floorplanning constraints on FPGAs. FLORA was compared against state-of-the-art floorplanners by means of benchmark suites, showing that it is capable of providing better performance in terms of resource consumption, maximum inter-region, wire-length, and running time required to produce the solutions. Finally, FLORA was utilized to generate placements for a partially-reconfigurable video processing engine that was implemented on a Xilinx Zynq-7020.

References

  1. P. Banerjee, M. Sangtani, and S. Sur-Kolay. 2011. Floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 1 (Jan 2011), 8--17.Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. MCNC benchmark Netlists for Floorplanning and Placement. 2012. https://s2.smu.edu/˜manikas/Benchmarks/MCNC_Benchmark_Netlists.html. [Online; accessed 27-March-2019].Google ScholarGoogle Scholar
  3. A. Biondi, A. Balsini, M. Pagani, E. Rossi, M. Marinoni, and G. Buttazzo. 2016. A framework for supporting real-time applications on dynamic reconfigurable FPGAs. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS).Google ScholarGoogle Scholar
  4. A. Biondi and G. Buttazzo. 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. In Proceedings of the 11th NASA/ESA Conference on Adaptive Hardware and Systems (AHS).Google ScholarGoogle Scholar
  5. C. Bolchini, A. Miele, and C. Sandionigi. 2011. Automated resource-aware floorplanning of reconfigurable areas in partially-reconfigurable FPGA systems. In 2011 21st Int. Conf. on Field Programmable Logic and Applications. DOI:https://doi.org/10.1109/FPL.2011.104Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. L. Cheng and M. D. F. Wong. 2006. Floorplan design for multimillion gate FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 12 (Dec 2006), 2795--2805. DOI:https://doi.org/10.1109/TCAD.2006.882481Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Yan Feng and D. P. Mehta. 2006. Heterogeneous floorplanning for FPGAs. In 19th Int. Conf. on VLSI Design Held Jointly with 5th Int. Conf. on Embedded Systems Design (VLSID’06). DOI:https://doi.org/10.1109/VLSID.2006.96Google ScholarGoogle Scholar
  8. Tuan D.A. Nguyen and Akash Kumar. 2016. PRFloor: An automatic floorplanner for partially reconfigurable FPGA systems. In Proceedings of the 2016 ACM/SIGDA Int. Symposium on Field-Programmable Gate Arrays (FPGA’16).Google ScholarGoogle Scholar
  9. M. Rabozzi, G. C. Durelli, A. Miele, J. Lillis, and M. D. Santambrogio. 2017. Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 1 (Jan 2017), 151--164. DOI:https://doi.org/10.1109/TVLSI.2016.2562361Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. M. Rabozzi, J. Lillis, and M. D. Santambrogio. 2014. Floorplanning for partially-reconfigurable FPGA systems via mixed-integer linear programming. In 2014 IEEE 22nd Annual Int. Symposium on Field-Programmable Custom Computing Machines. DOI:https://doi.org/10.1109/FCCM.2014.61Google ScholarGoogle ScholarCross RefCross Ref
  11. M. Rabozzi, A. Miele, and M. D. Santambrogio. 2015. Floorplanning for partially-reconfigurable FPGAs via feasible placements detection. In 2015 IEEE 23rd Annual Int. Symposium on Field-Programmable Custom Computing Machines. DOI:https://doi.org/10.1109/FCCM.2015.16Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Love Singhal and Eli Bozorgzadeh. 2007. SPECIAL SECTION ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS - Multi-layer floorplanning for reconfigurable designs. Computers and Digital Techniques, IET 1 (08 2007), 276--294. DOI:https://doi.org/10.1049/iet-cdt:20070012Google ScholarGoogle Scholar
  13. ug909-vivado-partial-reconfiguration user guide. 2018. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug909-vivado-partial-reconfiguration.pdf. [Online; accessed 27-March-2019].Google ScholarGoogle Scholar
  14. Kizheppatt Vipin and Suhaib A. Fahmy. 2012. Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In Proceedings of the 8th Int. Conf. on Reconfigurable Computing: Architectures, Tools and Applications (ARC’12).Google ScholarGoogle Scholar
  15. Jun Yuan, Sheqin Dong, Xianlong Hong, and Yuliang Wu. 2005. LFF algorithm for heterogeneous FPGA floorplanning. In Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005. DOI:https://doi.org/10.1109/ASPDAC.2005.1466538Google ScholarGoogle ScholarCross RefCross Ref
  16. Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang. 2004. Temporal floorplanning using the t-tree formulation. In Proceedings of the 2004 IEEE/ACM Int. Conf. on Computer-aided Design (ICCAD’04).Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. FLORA: FLoorplan Optimizer for Reconfigurable Areas in FPGAs

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF3358202.2.pdf

        eReader

        View online with eReader.

        eReader

        HTML Format

        View this article in HTML Format .

        View HTML Format
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!