Interconnect testing in cluster-based FPGA architectures

ABSTRACT

As IC densities are increasing, cluster-based FPGA architectures are becoming the architecture of choice for major FPGA manufacturers. A cluster-based architecture is one in which several logic blocks are grouped together into a coarse-grained logic block. While the high density local interconnect often found within clusters serves to improve FPGA utilization, it also greatly complicates the FPGA interconnect testing problem. To address this issue, we have developed a hierarchical approach to define a set of FPGA configurations which enable interconnect faults to be detected. This technique enables the detection of bridging faults involving intra-cluster interconnect and extra-cluster interconnect. The hierarchical structure of a cluster-based tile is exploited to define intra-cluster configurations separately from extra-cluster configurations, thereby improving the efficiency of the configuration definition process. By guaranteeing that both intra-cluster and extra-cluster configurations have several test transparency properties, hierarchical fault detectability is ensured.

References

1. 1.Virtex data sheet. Xilinx Corporation, 1998.
2. 2.M. Abramovici and P. R. Menon. A practical approach to fault simulation and test generation for bridging faults. IEEE Transactions on Computers, C-34(7):658-663, July 1985.
3. 3.M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriya, and V. Verma. Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications. In International Test Conference, September 1999.
4. 4.V. Betz and J. Rose. Cluster-based logic blocks for FPGAs: Area-efficiency vs. input sharing and size. In IEEE CICC, pages 551-554, 1997.
5. 5.S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic. Field-Programmable Gate Arrays. Kluwer Academic Publishers, 1992.
6. 6.G. Gibson, L. Gray, and C. Stroud. Boundary scan access of built-in self-test for field programmable gate arrays. In IEEE International ASIC, pages 57-61, September 1997.
7. 7.W. K. Huang, F. J. Meyer, X.-T. Chen, and F. Lombardi. Testing configurable LUT-based FPGAs. IEEE Transactions on Very Large Scale Integration Systems, 6(2):276-283, June 1998.
8. 8.V. Lakamraju and R. Tessier. Tolerating operational faults in cluster-based FPGAs. In 8th International A CM//SIGDA Symposium on Field Programmable Gate Arrays, February 2000.
9. 9.M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian. SRAM-based FPGAs: Testing the LUT/RAM modules. In International Test Conference, pages 1102-1111, October 1998.
10. 10.M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian. Testing the interconnect of RAM-based FPGAs. IEEE Design ~~ Test of Computers, 15(1):45-50, January-March 1998.
11. 11.N. R. Shnidman, W. H. Mangione-Smith, and M. Potkonjak. On-line fault detection for bus-based field programmable gate arrays. IEEE Transactions on Very Large Scale Integration Systems, 6(4):656-666, December 1998.
12. 12.C. Stroud, E. Lee, and M. Abramovici. BIST-based diagnostics of FPGA logic blocks. In International Test Conference, pages 539-547, November 1997.
13. 13.C. Stroud, E. Lee, S. Konala, and M. Abramovici. Using ILA testing for BIST in FPGAs. In International Test Conference, pages 68-75, October 1996.
14. 14.C. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici. Built-in self-test of FPGA interconnect. In International Test Conference, pages 404-411, October 1998.
15. 15.M. J. Y. Williams and J. B. Angel. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Transactions on Computers, C-22(1):46-60, January 1973.
16. 16.L. Zhao, D. M. H. Walker, and F. Lombardi. Bridging fault detection in FPGA interconnects using iDDQ. In International Symposium on Field Programmable Gate Arrays, pages 95-104, February 1998.
17. 17.L. Zhao, D. M. H. Walker, and F. Lombardi. Detection of bridging faults in logic resources of configurable FPGAs using iDDQ. In International Test Conference, pages 1037-1046, October 1998.

Index Terms

• Applied computing

  • Physical sciences and engineering

    • Engineering

• Computer systems organization

  • Architectures

    • Parallel architectures

      • Interconnection architectures

  • Dependable and fault-tolerant systems and networks

• General and reference

  • Cross-computing tools and techniques

    • Performance

• Hardware

  • Emerging technologies

  • Robustness

  • Very large scale integration design

    • Application-specific VLSI designs

• Networks

  • Network performance evaluation