skip to main content
research-article

Adaptive Task Allocation and Scheduling on NoC-based Multicore Platforms with Multitasking Processors

Published:07 December 2020Publication History
Skip Abstract Section

Abstract

The application workloads in modern multicore platforms are becoming increasingly dynamic. It becomes challenging when multiple applications need to be executed in parallel in such systems. Mapping and scheduling of these applications are critical for system performance and energy consumption, especially in Network-on-Chip– (NoC) based multicore systems. These systems with multitasking processors offer a better opportunity for parallel application execution. Mapping solutions generated at design time may be inappropriate for dynamic workloads. To improve the utilization of the underlying multicore platform and cope with the dynamism of application workload, often task allocation is carried out dynamically. This article presents a hybrid task allocation and scheduling strategy that exploits the design-time results at runtime. By considering the multitasking capability of the processors, communication energy, and timing characteristics of the tasks, different allocation options are obtained at design time. During runtime, based on the availability of the platform resources and application requirements, the design-time allocations are adapted for mapping and scheduling of tasks, which result in improved runtime performance. Experimental results demonstrate that the proposed approach achieves an on average 11.5%, 22.3%, 28.6%, and 34.6% reduction in communication energy consumption as compared to CAM [18], DEAMS [4], TSMM [38], and CPNN [32], respectively, for NoC-based multicore platforms with multitasking processors. Also, the deadline satisfaction of the tasks of allocated applications improves on an average by 32.8% when compared with the state-of-the-art dynamic resource allocation approaches.

References

  1. E. Carvalho, N. Calazans, and F. Moraes. 2010. Dynamic task mapping for MPSoCs. IEEE Des. Test Comput. 27, 5 (September 2010), 26--35. DOI:https://doi.org/10.1109/MDT.2010.106Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti. 2016. Cycle-accurate network on chip simulation with noxim. ACM Trans. Model. Comput. Simul. 27, 1, Article 4 (August 2016), 25 pages.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. N. Chatterjee, S. Paul, and S. Chattopadhyay. 2017. Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform. ACM Trans. Embed. Comput. Syst. 16, 4, Article 108 (May 2017), 24 pages.Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. N. Chatterjee, S. Paul, P. Mukherjee, and S. Chattopadhyay. 2017. Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform. J. Syst. Arch. 74 (2017), 61--77.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. C. Chou and R. Marculescu. 2010. Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 29, 1 (January 2010), 78--91.Google ScholarGoogle Scholar
  6. Chen-Ling Chou and Radu Marculescu. 2008. User-aware dynamic task allocation in networks-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’08). ACM, New York, NY, 1232--1237.Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. W. J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Proceedings of the 38th Design Automation Conference. 684--689. DOI:https://doi.org/10.1109/DAC.2001.156225Google ScholarGoogle Scholar
  8. Robert P. Dick, David L. Rhodes, and Wayne Wolf. 1998. TGFF: Task graphs for free. In Proceedings of the 6th International Workshop on Hardware/software Codesign. IEEE Computer Society, 97--101.Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Mohammad Abdullah Al Faruque, R. Krist, and J. Henkel. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 2008 45th ACM/IEEE Design Automation Conference. 760--765.Google ScholarGoogle Scholar
  10. M. Fattah, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2013. Smart hill climbing for agile dynamic mapping in many-core systems. In Proceedings of the 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC’13). 1--6.Google ScholarGoogle Scholar
  11. M. Fattah, P. Liljeberg, J. Plosila, and H. Tenhunen. 2014. Adjustable contiguity of run-time task allocation in networked many-core systems. In Proceedings of the 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC’14). 349--354.Google ScholarGoogle Scholar
  12. M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila. 2012. CoNA: Dynamic application mapping for congestion reduction in many-core systems. In Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD’12). 364--370.Google ScholarGoogle Scholar
  13. J. Hu and R. Marculescu. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’04), Vol. 1. 234--239.Google ScholarGoogle Scholar
  14. Soumya J., Ashish Sharma, and Santanu Chattopadhyay. 2014. Multi-application network-on-chip design using global mapping and local reconfiguration. ACM Trans. Reconfig. Technol. Syst. 7, 2, Article 7 (July 2014), 24 pages.Google ScholarGoogle Scholar
  15. A. B. Kahng, B. Lin, and S. Nath. 2015. ORION3.0: A comprehensive NoC router estimation tool. IEEE Embed. Syst. Lett. 7, 2 (June 2015), 41--45. DOI:https://doi.org/10.1109/LES.2015.2402197Google ScholarGoogle Scholar
  16. Kang-Ping Wang, L. Huang, Chun-Guang Zhou, and W. Pang. 2003. Particle swarm optimization for traveling salesman problem. In Proceedings of the 2003 International Conference on Machine Learning and Cybernetics, Vol. 3. 1583--1585.Google ScholarGoogle Scholar
  17. G. Luo, H. Zhao, and C. Song. 2008. Convergence analysis of a dynamic discrete PSO algorithm. In Proceedings of the 2008 1st International Conference on Intelligent Networks and Intelligent Systems. 89--92. DOI:https://doi.org/10.1109/ICINIS.2008.100Google ScholarGoogle Scholar
  18. Tahir Maqsood, Sabeen Ali, Saif U. R. Malik, and Sajjad A. Madani. 2015. Dynamic task mapping for network-on-chip based systems. J. Syst. Arch. 61, 7 (2015), 293--306. DOI:https://doi.org/10.1016/j.sysarc.2015.06.001Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. G. Mariani et al. 2010. An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’10). 196--201.Google ScholarGoogle ScholarCross RefCross Ref
  20. Armin Mehran, Ahmad Khademzadeh, and Samira Saeidi. 2008. DSM: A heuristic dynamic spiral mapping algorithm for network on chip. IEICE Electr. Expr. 5, 13 (2008), 464--471.Google ScholarGoogle ScholarCross RefCross Ref
  21. Hashan Mendis, Neil Audsley, and Leandro Indrusiak. 2017. Dynamic and static task allocation for hard real-time video stream decoding on NoCs. Leibniz Trans. Embed. Syst. 4, 2 (2017), 01–1–01:25.Google ScholarGoogle Scholar
  22. S. Murali and G. De Micheli. 2004. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, Vol. 2. 896–901 Vol. 2.Google ScholarGoogle Scholar
  23. Thanh Dinh Ngo, Kevin J. M. Martin, and Jean-Philippe Diguet. 2017. Move based algorithm for runtime mapping of dataflow actors on heterogeneous MPSoCs. J. Sign. Process. Syst. 87, 1 (01 April 2017), 63--80.Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. L. Ost et al. 2013. Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach. ACM Trans. Embed. Comput. Syst. 12, 3, Article 75 (April 2013), 22 pages.Google ScholarGoogle Scholar
  25. Wei Quan and Andy D. Pimentel. 2015. A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans. Embed. Comput. Syst. 14, 1, Article 14 (January 2015), 25 pages. DOI:https://doi.org/10.1145/2680542Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Wei Quan and Andy D. Pimentel. 2015. A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans. Embed. Comput. Syst. 14, 1, Article 14 (January 2015), 25 pages. DOI:https://doi.org/10.1145/2680542Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Pradip Kumar Sahu and Santanu Chattopadhyay. 2013. A survey on application mapping strategies for network-on-chip design. J. Syst. Arch. 59, 1 (2013), 60--76. DOI:https://doi.org/10.1016/j.sysarc.2012.10.004Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. P. K. Sahu, T. Shah, K. Manna, and S. Chattopadhyay. 2014. Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Trans. VLSI Syst. 22, 2 (February 2014), 300--312. DOI:https://doi.org/10.1109/TVLSI.2013.2240708Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. P. K. Sahu, P. Venkatesh, S. Gollapalli, and S. Chattopadhyay. 2011. Application mapping onto mesh structured network-on-chip using particle swarm optimization. In Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI. 335--336.Google ScholarGoogle Scholar
  30. Amit Kumar Singh, Akash Kumar, and Thambipillai Srikanthan. 2013. Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs. ACM Trans. Des. Autom. Electron. Syst. 18, 1, Article 9 (January 2013), 29 pages.Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. A. K. Singh, M. Shafique, A. Kumar, and J. Henkel. 2016. Resource and throughput aware execution trace analysis for efficient run-time mapping on MPSoCs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 35, 1 (January 2016), 72--85. DOI:https://doi.org/10.1109/TCAD.2015.2446938Google ScholarGoogle Scholar
  32. Amit Kumar Singh, Thambipillai Srikanthan, Akash Kumar, and Wu Jigang. 2010. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. J. Syst. Arch. 56, 7 (July 2010), 242--255.Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. S. Skalistis and A. Simalatsar. 2017. Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’17). 752--757.Google ScholarGoogle Scholar
  34. J. Soumya, K. Naveen Kumar, and Santanu Chattopadhyay. 2015. Integrated core selection and mapping for mesh based network-on-chip design with irregular core sizes. J. Syst. Arch. 61, 9 (2015), 410--422.Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. M. Tavanpour, A. Khademzadeh, S. Pourkiani, and Mohammad Yaghobi. 2010. GBMAP: An evolutionary approach to mapping cores onto a mesh-based NoC architecture. J. Commun. Comput. 7, 1 (2010), 1--7.Google ScholarGoogle Scholar
  36. Wei Quan and A. D. Pimentel. 2013. A scenario-based run-time task mapping algorithm for MPSoCs. In Proceedings of the 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC’13). 1--6.Google ScholarGoogle Scholar
  37. Inc. Xilinx. 2019. Versal: The first adaptive compute acceleration platform (ACAP) (WP505-v1.0.1). White Paper. Retrieved from https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf.Google ScholarGoogle Scholar
  38. B. Yang, L.Guang, T. Santti, and J. Plosila. 2013. Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip. Microprocess. Microsyst. 37, 4 (2013), 460--471.Google ScholarGoogle ScholarCross RefCross Ref
  39. C. Ykman-Couvreur, P. Avasare, G. Mariani, G. Palermo, C. Silvano, and V. Zaccaria. 2011. Linking run-time resource management of embedded multi-core platforms with automated design-time exploration. IET Comput. Dig. Techn. 5, 2 (March 2011), 123--135.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. Adaptive Task Allocation and Scheduling on NoC-based Multicore Platforms with Multitasking Processors

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader

          HTML Format

          View this article in HTML Format .

          View HTML Format
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!