Abstract
Approximate circuit design has gained significance in recent years targeting error-tolerant applications. In the literature, there have been several attempts at optimizing the number of approximate bits of each approximate adder in a system for a given accuracy constraint. For computational efficiency, the error models used in these routines are simple expressions obtained using regression or by assuming inputs or the error is uniformly distributed. In this article, we first demonstrate that for many approximate adders, these assumptions lead to an inaccurate prediction of error statistics for multi-level circuits. We show that mean error and mean square error can be computed accurately if static probabilities of adders at all stages are taken into account. Therefore, in a system with a certain type of approximate adder, any optimization framework needs to take into account not just the functionality of the adder but also its position in the circuit, functionality of its parents, and the number of approximate bits in the parent blocks. We propose a method to derive parameterized error models for various types of approximate adders. We incorporate these models within an optimization framework and demonstrate that the noise power is computed accurately.
- W. Xu, S. S. Sapatnekar, and J. Hu. 2018. A simple yet efficient accuracy-configurable adder design. IEEE Trans. VLSI 26, 6 (June 2018), 1112--1125. DOI:http://dx.doi.org/10.1109/TVLSI.2018.2803081Google Scholar
Cross Ref
- H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas. 2010. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circ. Syst. I 57, 4 (4 2010).Google Scholar
- N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong. 2010. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. VLSI 18, 8 (2010).Google Scholar
- Zhixi Yang, Ajaypat Jain, Jinghang Liang, Jie Han, and Fabrizio Lombardi. 2013. Approximate XOR/XNOR-based adders for inexact computing. IEEE Int. Conf. Nanotechnol. (2013), 690--693.Google Scholar
Cross Ref
- V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy. 2013. Low-power digital signal processing using approximate adders. IEEE Trans. Comp.-Aid. Des. Integr. Circ. Syst. 32, 1 (1 2013).Google Scholar
- Z. Yang, J. Han, and F. Lombardi. 2015. Transmission gate-based approximate adders for inexact computing. In Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH’15). DOI:http://dx.doi.org/10.1109/NANOARCH.2015.7180603Google Scholar
- H. A. F. Almurib, T. N. Kumar, and F. Lombardi. 2016. Inexact designs for approximate low power addition by cell replacement. In Proceedings of the Conference of Design, Automation and Test in Europe (DATE’16).Google Scholar
- D. Celia, V. Vasudevan, and N. Chandrachoodan. 2018. Optimizing power-accuracy trade-off in approximate adders. In Proceedings of the Conference of Design Automation and Test in Europe. DOI:http://dx.doi.org/10.23919/DATE.2018.8342248Google Scholar
- S. Lee, D. Lee, K. Han, E. Shriver, L. K. John, and A. Gerstlauer. 2016. Statistical quality modeling of approximate hardware. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’16). 163--168.Google Scholar
- J. Huang and J. Lach. 2011. Exploring the fidelity-efficiency design space using imprecise arithmetic. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’11). 579--584.Google Scholar
- W. J. Chan, A. B. Kahng, S. Kang, R. Kumar, and J. Sartori. 2013. Statistical analysis and modeling for error composition in approximate computation circuits. In Proceedings of the IEEE International Conference on Computer Design (ICCD’13). 47--53.Google Scholar
- J. Huang, J. Lach, and G. Robins. 2012. A methodology for energy-quality tradeoff using imprecise hardware. In Proceedings of the Design Automation Conference (DAC’12). 504--509.Google Scholar
- Ajay K. Verma, Philip Brisk, and Paolo Ienne. 2008. Variable latency speculative addition: A new paradigm for arithmetic circuit design. In Proceedings of the Conference of Design, Automation and Test in Europe. ACM. DOI:http://dx.doi.org/10.1145/1403375.1403679Google Scholar
Digital Library
- Ning Zhu, Wang Goh, and Kiat Seng Yeo. 2010. Enhanced low-power high-speed adder for error-tolerant application. In Proceedings of the International SoC Design Conference. DOI:http://dx.doi.org/10.1109/SOCDC.2010.5682905Google Scholar
Cross Ref
- F. S. Snigdha, D. Sengupta, J. Hu, and S. S. Sapatnekar. 2016. Optimal design of JPEG hardware under the approximate computing paradigm. In Proceedings of the Design Automation Conference (DAC’16). DOI:http://dx.doi.org/10.1145/2897937.2898057Google Scholar
- D. Sengupta, F. S. Snigdha, Jiang Hu, and S. S. Sapatnekar. 2017. SABER: Selection of approximate bits for the design of error tolerant circuits. In Proceedings of the Design Automation Conference (DAC’16). DOI:http://dx.doi.org/10.1145/3061639.3062314Google Scholar
- M. Pashaeifar, M. Kamal, A. Afzali-Kusha, and M. Pedram. 2019. A theoretical framework for quality estimation and optimization of DSP applications using low-power approximate adders. IEEE Trans. Circ. Syst. I: Regul. Pap. 66, 1 (January 2019). DOI:http://dx.doi.org/10.1109/TCSI.2018.2856757Google Scholar
- Z. Vasicek, V. Mrazek, and L. S. Brno. 2017. Towards low power approximate DCT architecture for HEVC standard. In Proceedings of the Conference of Design Automation and Test in Europe (DATE’17). DOI:http://dx.doi.org/10.23919/DATE.2017.7927241Google Scholar
- Sai Kadiyala, Aritra Sen, Shubham Mahajan, Quingyun Wang, Avinash Lingamaneni, James German, Hong Xu, Krishna Palem, and Arindam Basu. 2019. An optimum inexact design for an energy efficient hearing aid. J. Low Power Electr. 15, 2 (06 2019), 129--143. DOI:http://dx.doi.org/10.1166/jolpe.2019.1610Google Scholar
- D. Celia, V. Vasudevan, and N. Chandrachoodan. 2018. Probabilistic error modeling for two-part segmented approximate adders. In Proceedings of the International Symposium on Circuits and Systems (ISCAS’18). DOI:http://dx.doi.org/10.1109/ISCAS.2018.8351273Google Scholar
- S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, and J. Henkel. 2017. Probabilistic error modeling for approximate adders. IEEE Trans. Comput. 66, 3 (March 2017). DOI:http://dx.doi.org/10.1109/TC.2016.2605382Google Scholar
- Andrew B. Kahng and Seokhyeong Kang. 2012. Accuracy-configurable adder for approximate arithmetic designs. In Proceedings of the Design Automation Conference (DAC’12).Google Scholar
- Muhammad Shafique, Waqas Ahmad, Rehan Hafiz, and Jörg Henkel. 2015. A low latency generic accuracy configurable adder. In Proceedings of the Design Automation Conference (DAC’15). ACM, Article 86. DOI:http://dx.doi.org/10.1145/2744769.2744778Google Scholar
Digital Library
- J. Castro-Godínez, S. Esser, M. Shafique, S. Pagani, and J. Henkel. 2018. Compiler-driven error analysis for designing approximate accelerators. In Proceedings of the Design, Automation Test in Europe Conference (DATE’18). DOI:http://dx.doi.org/10.23919/DATE.2018.8342163Google Scholar
- D. Sengupta, F. S. Snigdha, J. Hu, and S. S. Sapatnekar. 2019. An analytical approach for error PMF characterization in approximate circuits. IEEE Trans. CAD Integr. Circ. Syst. 38, 1 (January 2019). DOI:http://dx.doi.org/10.1109/TCAD.2018.2803626Google Scholar
Digital Library
- C. Liu, J. Han, and F. Lombardi. 2015. An analytical framework for evaluating the error characteristics of approximate adders. IEEE Trans. Comput. 64, 5 (May 2015). DOI:http://dx.doi.org/10.1109/TC.2014.2317180Google Scholar
Digital Library
- Debabrata Mohapatra, Vinay K. Chippa, Anand Raghunathan, and Kaushik Roy. 2011. Design of voltage-scalable meta-functions for approximate computing. In Proceedings of the 2011 Design, Automation and Test in Europe (2011).Google Scholar
Cross Ref
- A. Chandrasekharan, M. Soeken, D. Große, and R. Drechsler. 2016. Approximation-aware rewriting of AIGs for error tolerant applications. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’16).Google Scholar
- Rong Ye, Ting Wang, Feng Yuan, Rakesh Kumar, and Qiang Xu. 2013. On reconfiguration-oriented approximate adder design and its application. In Proceedings of the International Conference on Computer-Aided Design.Google Scholar
Digital Library
- M. K. Ayub, O. Hasan, and M. Shafique. 2017. Statistical error analysis for low power approximate adders. In Proceedings of the Design Automation Conference (DAC’17). DOI:http://dx.doi.org/10.1145/3061639.3062319Google Scholar
- O. Hasan M. A. Hanif, R. Hafiz and M. Shafique. 2020. PEMACx: A probabilistic error analysis methodology for adders with cascaded approximate units. In Proceedings of the Design Automation Conference (DAC’20). Article 86. DOI:http://dx.doi.org/10.1145/2744769.2744778Google Scholar
- L. Li and H. Zhou. 2014. On error modeling and analysis of approximate adders. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’14). DOI:http://dx.doi.org/10.1109/ICCAD.2014.7001399Google Scholar
- A. Qureshi and O. Hasan. 2019. Formal probabilistic analysis of low latency approximate adders. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 38, 1 (January 2019). DOI:http://dx.doi.org/10.1109/TCAD.2018.2803622Google Scholar
- A. Sripad and D. Snyder. 1977. A necessary and sufficient condition for quantization errors to be uniform and white. IEEE Trans. Acoust. Speech Sign. Process. 25, 5 (October 1977). DOI:http://dx.doi.org/10.1109/TASSP.1977.1162977Google Scholar
Cross Ref
- J. Liang, J. Han, and F. Lombardi. 2013. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62, 9 (September 2013).Google Scholar
- Honglan Jiang, Jie Han, and Fabrizio Lombardi. 2015. A comparative review and evaluation of approximate adders. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI’15).Google Scholar
Digital Library
- Alberto Paltrinieri, Riccardo Peloso, Guido Masera, Muhammad Shafique, and Maurizio Martina. 2019. On the effect of approximate-computing in motion estimation. J. Low Power Electr. 15, 1 (03 2019), 40--50. DOI:http://dx.doi.org/10.1166/jolpe.2019.1592Google Scholar
- Honglan Jiang, Cong Liu, Leibo Liu, Fabrizio Lombardi, and Jie Han. 2017. A review, classification, and comparative evaluation of approximate arithmetic circuits. J. Emerg. Technol. Comput. Syst. 13, 4, Article 60 (August 2017), 34 pages. DOI:http://dx.doi.org/10.1145/3094124Google Scholar
Digital Library
- D. Menard, R. Rocher, and O. Sentieys. 2008. Analytical fixed-point accuracy evaluation in linear time-invariant systems. IEEE Trans. Circ. Syst. I 55, 10 (November 2008). DOI:http://dx.doi.org/10.1109/TCSI.2008.923279Google Scholar
- Daniel Menard, Nicolas Herve, Olivier Sentieys, and Hai-Nam Nguyen. 2012. High-level synthesis under fixed-point accuracy constraint. J. Electr. Comput. Eng. Article 8 (2012). DOI:http://dx.doi.org/10.1155/2012/906350Google Scholar
- S. Bouguezel, M. O. Ahmad, and M. N. S. Swamy. 2009. A fast 8×8 transform for image compression. In Proceedings of the International Conference on Microelectronics. DOI:http://dx.doi.org/10.1109/ICM.2009.5418584Google Scholar
Cross Ref
- H. A. F. Almurib, T. N. Kumar, and F. Lombardi. 2018. Approximate DCT image compression using inexact computing. IEEE Trans. Comput. 67, 2 (February 2018). DOI:http://dx.doi.org/10.1109/TC.2017.2731770Google Scholar
Cross Ref
- S. J. Mason and H. J. Zimmermann. 1960. Electronic Circuits, Signals, and Systems. Wiley. 60005601Google Scholar
- D. B. Johnson. 1975. Finding all the elementary circuits of a directed graph. SIAM J. Comput. 4, 1 (1975), 77--84. DOI:http://dx.doi.org/10.1137/0204007Google Scholar
Digital Library
Index Terms
Optimization of Signal Processing Applications Using Parameterized Error Models for Approximate Adders
Recommendations
Systematic synthesis of approximate adders and multipliers with accurate error calculations
AbstractIn this study, we perform logic synthesis and area optimization of approximate ripple-carry adders and Wallace-tree multipliers with a given error constraint. We first implement approximate 1-bit adders having different error rates as ...
Highlights- Logic synthesis and area optimization of approximate ripple-carry adders and Wallace-tree multipliers is presented.
A General Sign Bit Error Correction Scheme for Approximate Adders
GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSIApproximate computing is an emerging design technique for error-tolerant applications. As adders are the key building blocks in many applications, approximate adders have been widely studied recently. However, existing approximate adders may introduce ...
Hardware implementation of approximate multipliers for signal processing applications
Multiplication is a complex and substantial arithmetic task involved in signal processing applications. The hardware complexity of the multiplier is always high when compared with any other arithmetic operation. Approximate multiplication is a common ...






Comments