Abstract
Hardware Trojan (HT) is a major threat to the security of integrated circuits (ICs). Among various HT detection approaches, side channel analysis (SCA)-based methods have been extensively studied. SCA-based methods try to detect HTs by comparing side channel signatures from circuits under test with those from trusted golden references. The pre-condition for SCA-based HT detection to work is that the testers can collect extra signatures/anomalies introduced by activated HTs. Thus, activation of HTs and amplification of the differences between circuits under test and golden references are the keys to SCA-based HT detection methods. Test vectors are of great importance to the activation of HTs, but existing test generation methods have two major limitations. First, the number of test vectors required to trigger HTs is quite large. Second, the HT circuit’s activities are marginal compared with the whole circuit’s activities. In this article, we propose an optimized test generation methodology to assist SCA-based HT detection. Considering the HTs’ inherent surreptitious nature, inactive nodes with low transition probability are more likely to be selected as HT trigger nodes. Therefore, the correlations between circuit inputs and inactive nodes are first exploited to activate HTs. Then a test reordering process based on the genetic algorithm (GA) is implemented to increase the proportion of the HT circuit’s activities to the whole circuit’s activities. Experiments on 10 selected ISCAS benchmarks, wb_conmax benchmark, and b17 benchmark demonstrate that the number of test vectors required to trigger HTs reduces 28.8% on average compared with the result of MERO and MERS methods. After the test vector reordering process, the proportion of the HT circuit’s activities to the whole circuit’s activities is improved by 95% on average, compared with the result of MERS method.
- M. E. Amyeen, S. Venkataraman, A. Ojha, and Sangbong Lee. 2004. Evaluation of the quality of N-detect scan ATPG patterns on a processor. In the International Test Conference. 669--678. DOI:https://doi.org/10.1109/TEST.2004.1387328Google Scholar
Cross Ref
- C. Bao, D. Forte, and A. Srivastava. 2015. Temperature tracking: Toward robust run-time detection of hardware Trojans. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 34, 10 (2015), 1577--1585.Google Scholar
Digital Library
- ISCAS benchmark circuits. 2007. Retrieved from http://www.pld.ttu.ee/ maksim/benchmarks/.Google Scholar
- Trust-Hub benchmark circuits. 2013. Retrieved from https://www.trust-hub.org/benchmarks/chip-level-trojan.Google Scholar
- R. S. Chakraborty, S. Narasimhan, and S. Bhunia. 2009. Hardware Trojan: Threats and emerging solutions. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. 166--171. DOI:https://doi.org/10.1109/HLDVT.2009.5340158Google Scholar
- R. S. Chakraborty, S. Pagliarini, J. Mathew, S. R. Rajendran, and M. N. Devi. 2017. A flexible online checking technique to enhance hardware Trojan horse detectability by reliability analysis. IEEE Trans. Emerg. Topics Comput. 5, 2 (Apr. 2017), 260--270. DOI:https://doi.org/10.1109/TETC.2017.2654268Google Scholar
Cross Ref
- Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou, and Swarup Bhunia. 2009. MERO: A statistical approach for hardware Trojan detection. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES’09), Christophe Clavier and Kris Gaj (Eds.). Springer Berlin, 396--410.Google Scholar
Digital Library
- Mingsong Chen, Xiaoke Qin, Heon Mo Koo, and Prabhat Mishra. 2012. System-level Validation: High-level Modeling and Directed Test Generation Techniques. Springer Publishing Company, Incorporated.Google Scholar
- Wang Chin Chen and Augusli Kifli. 2011. High speed ATPG testing circuit and method. U.S. Patent 0050030 [P]. 2010-2-25.Google Scholar
- J. Cruz, Y. Huang, P. Mishra, and S. Bhunia. 2018. An automated configurable Trojan insertion framework for dynamic trust benchmarks. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’18). 1598--1603. DOI:https://doi.org/10.23919/DATE.2018.8342270Google Scholar
- S. Dupuis, M. Flottes, G. Di Natale, and B. Rouzeyre. 2018. Protection against hardware Trojans with logic testing: Proposed solutions and challenges ahead. IEEE Des. Test 35, 2 (2018), 73--90.Google Scholar
Cross Ref
- S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco. 1989. Estimate of signal probability in combinational logic networks. In Proceedings of the 1st European Test Conference. 132--138.Google Scholar
- L. H. Goldstein and E. L. Thigpen. 1980. SCOAP: Sandia controllability/observability analysis program. In Proceedings of the 17th Design Automation Conference. 190--196. DOI:https://doi.org/10.1109/DAC.1980.1585245Google Scholar
- Jiaji He, Yanjiang Liu, Yidong Yuan, Kai Hu, and Yiqiang Zhao. 2018. Golden chip free Trojan detection leveraging electromagnetic side channel fingerprinting. ICE Electron. Exp. 16, 2 (2018).Google Scholar
- J. He, Y. Zhao, X. Guo, and Y. Jin. 2017. Hardware Trojan detection through chip-free electromagnetic side-channel statistical analysis. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 25, 10 (2017), 2939--2948.Google Scholar
Digital Library
- Y. He and K. Huang. 2019. Trigger identification using difference-amplified controllability and dynamic transition probability for hardware Trojan detection. IEEE Trans. Inf. Forens. Sec. 15 (2019), 3387--3400.Google Scholar
- Yuanwen Huang, Swarup Bhunia, and Prabhat Mishra. 2016. MERS: Statistical test generation for side-channel analysis based Trojan detection. In Proceedings of the ACM SIGSAC Conference on Computer and Communications Security (CCS’16). ACM, New York, NY, 130--141. DOI:https://doi.org/10.1145/2976749.2978396Google Scholar
Digital Library
- Y. Huang, S. Bhunia, and P. Mishra. 2018. Scalable test generation for Trojan detection using side channel analysis. IEEE Trans. Inf. Forens. Sec. 13, 11 (Nov. 2018), 2746--2760. DOI:https://doi.org/10.1109/TIFS.2018.2833059Google Scholar
Cross Ref
- C. H. Kok, C. Y. Ooi, M. Moghbel, N. Ismail, H. S. Choo, and M. Inoue. 2019. Classification of Trojan nets based on SCOAP values using supervised learning. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’19). 1--5. DOI:https://doi.org/10.1109/ISCAS.2019.8702462Google Scholar
- B. Krishnamurthy and I. G. Tollis. 1989. Improved techniques for estimating signal probabilities. IEEE Trans. Comput. 38, 7 (1989), 1041--1045.Google Scholar
Digital Library
- Yanjiang Liu, Jiaji He, Haocheng Ma, and Yiqiang Zhao. 2019. Hardware Trojan detection leveraging a novel golden layout model towards practical applications. J. Electron. Test. 35, 11 (2019).Google Scholar
Digital Library
- Y. Liu, Y. Zhao, J. He, and A. Liu. 2017. A novel test pattern optimization approach based on ring oscillator network. In Proceedings of the 9th International Conference on Intelligent Human-machine Systems and Cybernetics (IHMSC’17), Vol. 1. 243--247.Google Scholar
- Y. Liu, Y. Zhao, J. He, A. Liu, and R. Xin. 2017. SCCA: Side-channel correlation analysis for detecting hardware Trojan. In Proceedings of the 11th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID’17). 196--200.Google Scholar
- Y. Lyu and P. Mishra. 2019. Efficient test generation for Trojan detection using side channel analysis. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’19). 408--413. DOI:https://doi.org/10.23919/DATE.2019.8715179Google Scholar
- S. Narasimhan, D. Du, R. S. Chakraborty, S. Paul, F. G. Wolff, C. A. Papachristou, K. Roy, and S. Bhunia. 2013. Hardware Trojan detection by multiple-parameter side-channel analysis. IEEE Trans. Comput. 62, 11 (2013), 2183--2195.Google Scholar
Digital Library
- M. A. Nourian, M. Fazeli, and D. Hely. 2018. Hardware Trojan detection using an advised genetic algorithm based logic testing. J. Electron. Test. 34, 4 (01 Aug. 2018), 461--470. DOI:https://doi.org/10.1007/s10836-018-5739-4Google Scholar
Digital Library
- I. Pomeranz and S. M. Reddy. 2004. A measure of quality for n-detection test sets. IEEE Trans. Comput. 53, 11 (Nov. 2004), 1497--1503. DOI:https://doi.org/10.1109/TC.2004.87Google Scholar
Digital Library
- T. Reece and W. H. Robinson. 2013. Analysis of data-leak hardware Trojans in AES cryptographic circuits. In Proceedings of the IEEE International Conference on Technologies for Homeland Security (HST’13). 467--472. DOI:https://doi.org/10.1109/THS.2013.6699049Google Scholar
- Sayandeep Saha, Rajat Subhra Chakraborty, Srinivasa Shashank Nuthakki, Anshul, and Debdeep Mukhopadhyay. 2015. Improved test pattern generation for hardware Trojan detection using genetic algorithm and Boolean satisfiability. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES’15), Tim Güneysu and Helena Handschuh (Eds.). Springer Berlin, 577--596.Google Scholar
Digital Library
- H. Salmani. 2017. COTD: Reference-free hardware Trojan detection and recovery based on controllability and observability in gate-level netlist. IEEE Trans. Inf. Forens. Sec. 12, 2 (Feb. 2017), 338--350. DOI:https://doi.org/10.1109/TIFS.2016.2613842Google Scholar
Digital Library
- H. Salmani, M. Tehranipoor, and R. Karri. 2013. On design vulnerability analysis and trust benchmarks development. In Proceedings of the IEEE 31st International Conference on Computer Design (ICCD’13). 471--474. DOI:https://doi.org/10.1109/ICCD.2013.6657085Google Scholar
- H. Salmani, M. Tehranipoor, and J. Plusquellic. 2012. A novel technique for improving hardware Trojan detection and reducing Trojan activation time. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 20, 1 (Jan. 2012), 112--125. DOI:https://doi.org/10.1109/TVLSI.2010.2093547Google Scholar
Digital Library
- A. Shabani and B. Alizadeh. 2021. Enhancing hardware Trojan detection sensitivity using partition-based shuffling scheme. IEEE Trans. Circ. Syst. II: Exp. Briefs 68, 1 (Jan. 2021), 266--270.Google Scholar
- A. Shabani and B. Alizadeh. 2020. PMTP: A MAX-SAT-based approach to detect hardware Trojan using propagation of maximum transition probability. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 39, 1 (2020), 25--33.Google Scholar
Digital Library
- Ahmad Shabani and Bijan Alizadeh. 2020. PODEM: A low-cost property-based design modification for detecting hardware Trojans in resource-constraint IoT devices. J. Netw. Comput. Applic. 167 (2020). Retrieved from http://dx.doi.org/10.1016/j.jnca.2020.102713.Google Scholar
- Bicky Shakya, Tony He, Hassan Salmani, Domenic Forte, Swarup Bhunia, and Mark Tehranipoor. 2017. Benchmarking of hardware Trojans and maliciously affected circuits. J. Hardw. Syst. Sec. 1 (04 2017). DOI:https://doi.org/10.1007/s41635-017-0001-6Google Scholar
- R. Shende and D. D. Ambawade. 2016. A side channel based power analysis technique for hardware Trojan detection using statistical learning approach. In Proceedings of the 13th International Conference on Wireless and Optical Communications Networks (WOCN’16). 1--4.Google Scholar
- Sying-Jyan Wang, Jhih-Yu Wei, Shih-Heng Huang, and K. S. Li. 2016. Test generation for combinational hardware Trojans. In Proceedings of the IEEE Conference on Asian Hardware-Oriented Security and Trust (AsianHOST’16). 1--6.Google Scholar
- M. Tehranipoor and F. Koushanfar. 2010. A survey of hardware Trojan taxonomy and detection. IEEE Des. Test. Comput. 27, 1 (Jan. 2010), 10--25. DOI:https://doi.org/10.1109/MDT.2010.7Google Scholar
Digital Library
- Xin Xie, Yangyang Sun, Hongda Chen, and Yong Ding. 2017. Hardware Trojans classification based on controllability and observability in gate-level netlist. IEICE Electron. Exp. 14, 18 (2017), 20170682--20170682. DOI:https://doi.org/10.1587/elex.14.20170682Google Scholar
Cross Ref
- L. Zhang, Y. Dong, J. Wang, C. Xiao, and D. Ding. 2019. A hardware Trojan detection method based on the electromagnetic leakage. China Commun. 16, 12 (2019), 100--110.Google Scholar
Cross Ref
- Z. Zhou, U. Guin, and V. D. Agrawal. 2018. Modeling and test generation for combinational hardware Trojans. In Proceedings of the IEEE 36th VLSI Test Symposium (VTS’18). 1--6.Google Scholar
- M. Zou, X. Cui, L. Shi, and K. Wu. 2018. Potential trigger detection for hardware Trojans. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 37, 7 (July 2018), 1384--1395. DOI:https://doi.org/10.1109/TCAD.2017.2753201Google Scholar
Cross Ref
Index Terms
Test Generation for Hardware Trojan Detection Using Correlation Analysis and Genetic Algorithm
Recommendations
Golden Chip-Free Trojan Detection Leveraging Trojan Trigger’s Side-Channel Fingerprinting
Hardware Trojans (HTs) have become a major threat for the integrated circuit industry and supply chain and have motivated numerous developments of HT detection schemes. Although the side-channel HT detection approach is among the most promising ...
Hardware Trojan Detection Using an Advised Genetic Algorithm Based Logic Testing
Today, outsourced manufacturing of integrated circuit designs are prone to a range of malicious modifications of the circuitry called Hardware Trojans. HTs can alter the functionality of a circuit, leak secret information and initiate other possible ...
Test generation for mixed-signal devices using signal flow graphs
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationWe describe a new reverse simulation approach to analog and mixed-circuit test generation that parallels the digital test generation process. We invert the signal flow graph of the analog circuit, reverse simulate it with good and bad machine outputs, ...






Comments