Abstract
A long battery life is a first-class design objective for mobile devices, and main memory accounts for a major portion of total energy consumption. Moreover, the energy consumption from memory is expected to increase further with ever-growing demands for bandwidth and capacity. A hybrid memory system with both DRAM and PCM can be an attractive solution to provide additional capacity and reduce standby energy. Although providing much greater density than DRAM, PCM has longer access latency and limited write endurance to make it challenging to architect it for main memory.
To address this challenge, this article introduces CAMP, a novel DRAM
- [1] . 2015. Prediction hybrid cache: An energy-efficient STT-RAM cache architecture. IEEE Transactions on Computers 65, 3 (2015), 940–951.
DOI: https://doi.org/10.1109/TC.2015.2435772 Google ScholarDigital Library
- [2] . 2013. mcsima+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.
DOI: https://doi.org/10.1109/ISPASS.2013.6557148 Google ScholarDigital Library
- [3] . 2019. Intel shares new optane and 3D NAND roadmap. Retrieved December 6th, 2021 from https://www.anandtech.com/show/14903/intel-shares-new-optane-and-3d-nand-roadmap.Google Scholar
- [4] . [n.d.]. Wipe: Wearout informed pattern elimination to improve the endurance of nvm-based caches. In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference. 188–193.Google Scholar
- [5] . 2015. A light-weighted software-controlled cache for PCM-based main memory systems. In Proceedings of the 2015 IEEE/ACM International Conference on Computer-aided Design. IEEE, 22–29.
DOI: https://doi.org/10.1109/ICCAD.2015.7372545 Google ScholarDigital Library
- [6] . 2016. Improving PCM endurance with a constant-cost wear leveling design. ACM Transactions on Design Automation of Electronic Systems 22, 1 (2016), 1–27.
DOI: https://doi.org/10.1145/2905364 Google ScholarDigital Library
- [7] . 2009. Flip-n-write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 347–357.
DOI: https://doi.org/10.1145/1669112.1669157 Google ScholarDigital Library
- [8] . 2014. Computer Organization and Design MIPS Edition: The Hardware/ Software Interface (5th. Ed.). Morgan Kaufmann Publishers Inc., Waltham, MA. 455–466 pages.Google Scholar
- [9] . 2009. PDRAM: A hybrid PRAM and DRAM main memory system. In Proceedings of the 46th ACM/IEEE Design Automation Conference. IEEE, 664–669.
DOI: https://doi.org/10.1145/1629911.1630086 Google ScholarDigital Library
- [10] . 2010. Simple but effective heterogeneous main memory with on-chip memory controller support. In Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 1–11.
DOI: https://doi.org/10.1109/SC.2010.50 Google ScholarDigital Library
- [11] . 2016. Floating-ECC: Dynamic repositioning of error correcting code bits for extending the lifetime of STT-RAM caches. IEEE Transactions on Computers 65, 12 (2016), 3661–3675.
DOI: https://doi.org/10.1109/TC.2016.2557326 Google ScholarDigital Library
- [12] . 2010. Increasing PCM main memory lifetime. In Proceedings of the 2010 Design, Automation & Test in Europe Conference & Exhibition. IEEE, 914–919.
DOI: https://doi.org/10.1109/DATE.2010.5456923 Google ScholarDigital Library
- [13] . 2019. Sleepy-LRU: Extending the lifetime of non-volatile caches by reducing activity of age bits. The Journal of Supercomputing 75, 7 (2019), 3945–3974.
DOI: https://doi.org/10.1007/s11227-019-02758-0 Google ScholarDigital Library
- [14] . 2014. Bi-modal DRAM cache: Improving hit rate, hit latency and bandwidth. In Proceeding of the 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE.
DOI: http://dx.doi.org/10.1109/MICRO.2014.36Google ScholarDigital Library
- [15] . 2014. ATCache: Reducing DRAM cache latency via a small SRAM tag cache. In Proceedings of the 23rd International Conference on Parallel Architectures and Compilation. 51–60.
DOI: https://doi.org/10.1145/2628071.2628089 Google ScholarDigital Library
- [16] . 2015. Intel and micron produce breakthrough memory technology. Retrieved December 6th, 2021 from https://newsroom.intel.com/news-releases/intel-and-micron-produce-breakthrough-memory-technology.Google Scholar
- [17] . 2016. Efficient footprint caching for tagless DRAM caches. In Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture. IEEE.
DOI: https://doi.org/10.1109/HPCA.2016.7446068Google ScholarCross Ref
- [18] . 2014. Wide I/O 2(WideIO2): JESD229-2 standard. Retrieved December 6th, 2021 from https://www.jedec.org/ standards-documents/docs/jesd229-2.Google Scholar
- [19] . 2014. Unison cache: A scalable and effective die-stacked DRAM cache. In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 25–37.
DOI: https://doi.org/10.1109/MICRO.2014.51Google ScholarDigital Library
- [20] . 2013. Die-stacked DRAM caches for servers: Hit ratio, latency, or bandwidth? have it all with footprint cache. In Proceedings of the 40th Annual International Symposium on Computer Architecture. 404–415.
DOI: https://doi.org/10.1145/2508148.2485957 Google ScholarDigital Library
- [21] . 2011. Scalable spin-transfer torque RAM technology for normally-off computing. IEEE Design & Test of Computers 41, 1 (2011), 52–63.
DOI: https://doi.org/10.1109/MDT.2010.97 Google ScholarDigital Library
- [22] . 2015. Improving performance and lifetime of DRAM-PCM hybrid main memory through a proactive page allocation strategy. In Proceedings of the 20th Asia and South Pacific Design Automation Conference. IEEE.
DOI: https://doi.org/10.1109/ASPDAC.2015.7059057Google ScholarCross Ref
- [23] . 2011. a 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4x 128 I/Os using TSV-based stacking. In Proceedings of the 2011 IEEE International Solid-state Circuits Conference. IEEE.
DOI: https://doi.org/10.1109/ISSCC.2011.5746413Google ScholarCross Ref
- [24] . 2009. Architecting phase change memory as a scalable DRAM alternative. In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 2–13.
DOI: https://doi.org/10.1145/1555815.1555758 Google ScholarDigital Library
- [25] . 2014. 25.2 A 1.2 V 8Gb 8-channel 128GB/s High-bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods using 29nm Process and TSV. In Proceedings of the 2011 IEEE International Solid-state Circuits Conference. IEEE.
DOI: https://doi.org/10.1109/ISSCC.2014.6757501Google Scholar - [26] . 2011. An energy-and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems. In Proceedings of the 2011 IEEE 29th International Conference on Computer Design. IEEE, 381–387.
DOI: https://doi.org/10.1109/ICCD.2011.6081427 Google ScholarDigital Library
- [27] . 2015. A fully associative, tagless DRAM cache. In Proceedings of the 42th Annual International Symposium on Computer Architecture. ACM, 211–222.
DOI: https://doi.org/10.1145/2872887.2750383 Google ScholarDigital Library
- [28] . 2015. A buffer cache architecture for smartphones with hybrid DRAM/PCM memory. In Proceedings of the 2015 IEEE Non-volatile Memory System and Applications Symposium. IEEE, 1–6.
DOI: https://doi.org/10.1109/NVMSA.2015.7304363Google ScholarCross Ref
- [29] . 2011. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In Proceeding of the 44th Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 454–464.
DOI: https://doi.org/10.1145/2155620.2155673 Google ScholarDigital Library
- [30] . 2012. Coding-based energy minimization for phase change memory. In Proceedings of the 49th ACM/IEEE Design Automation Conference. IEEE, 68–76.
DOI: https://doi.org/10.1145/2228360.2228374 Google ScholarDigital Library
- [31] . 2015. Filtering dirty data in DRAM to reduce PRAM writes. In Proceeding of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration. IEEE.
DOI: https://doi.org/10.1109/VLSI-SoC.2015.7314437Google ScholarCross Ref
- [32] . 2011. Power management of hybrid DRAM/PRAM-based main memory. In Proceedings of the 48th Design Automation Conference. IEEE, 59–64.
DOI: https://doi.org/10.1145/2024724.2024738 Google ScholarDigital Library
- [33] . 2011. Hybrid Memory Cube. In Proceedings of the Hot Chips Symposium. IEEE. Retrieved on December 6th, 2021 from https://doi.org/10.1109/HOTCHIPS.2011.7477494Google Scholar
- [34] . 2017. NEMO: An energy-efficient hybrid main memeory system for mobile devices. In Proceedings of the International Symposium on Memory Systems. ACM.
DOI: https://doi.org/10.1145/3132402.3132445 Google ScholarDigital Library
- [35] . 2012. Fundamental latency trade-off in architecting DRAM caches: Outperforming impractical SRAM-Tags with a simple and practical design. In Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 235–246.
DOI: https://doi.org/10.1109/MICRO.2012.30 Google ScholarDigital Library
- [36] . 2009. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 24–33.
DOI: https://doi.org/10.1145/1555815.1555760 Google ScholarDigital Library
- [37] . 2011. Page placement in hybrid memory systems. In Proceedings of the International Conference on Supercomputing. ACM, 85–95.
DOI: https://doi.org/10.1145/1995896.1995911 Google ScholarDigital Library
- [38] . 2010. 4Gb DDP LPDDR2-S4 SDRAM (K4P4G304EC) datasheet. Retrieved December 6th, 2021 from https://datasheetspdf.com/.Google Scholar
- [39] . 2019. Morphable DRAM cache design for hybrid memory systems. In Proceedings of the ACM Transactions on Architecture and Code Optimization. ACM.
DOI: https://doi.org/10.1145/3338505 Google ScholarDigital Library
- [40] . 2012. A mostly-clean DRAM cache for effective hit speculation and self-balancing dispatch. In Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 247–257.
DOI: https://doi.org/10.1109/MICRO.2012.31 Google ScholarDigital Library
- [41] . 2016. Knights landing: Second-generation intel xeon phi product. IEEE Micro 36, 2 (2016), 34–46.
DOI: https://doi.org/10.1109/MM.2016.25 Google ScholarDigital Library
- [42] . 2018. Self-adaptive filtering algorithm with PCM-Based memory storage system. Tecs 17, 3 (2018), 1–23.
DOI: https://doi.org/10.1145/3190856 Google ScholarDigital Library
- [43] . 2011. A frequent-value based PRAM memory architecture. In Proceedings of the 16th Asia and South Pacific Design Automation Conference. IEEE.
DOI: https://doi.org/10.1109/ASPDAC.2011.5722186 Google ScholarDigital Library
- [44] . 2014. Endurance-aware cache line management for non-volatile caches. ACM Transactions on Architecture and Code Optimization 11, 1 (2014), 1–25.
DOI: https://doi.org/10.1145/2579671 Google ScholarDigital Library
- [45] . 2012. Metal-oxide RRAM. Proceedings of the IEEE 100, 6 (2012), 1951–1970.
DOI: https://doi.org/10.1109/JPROC.2012.2190369Google Scholar - [46] . 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems. IEEE.
DOI: https://doi.org/10.1109/ISCAS.2007.377981Google ScholarCross Ref
- [47] . 2019. Getting ready for NVRAM: Intel’s 3D xpoint launches soon. Retrieved December 6th, 2021 from https://www.zdnet.com/article/getting-ready-for-nvram/.Google Scholar
- [48] . 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 14–23.
DOI: https://doi.org/10.1145/1555815.1555759Google ScholarDigital Library
Index Terms
An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With PCM-Based Main Memory
Recommendations
Write reconstruction for write throughput improvement on MLC PCM based main memory
The emerging Phase Change Memory (PCM) is considered as one of the most promising candidates to replace DRAM as main memory due to its better scalability and non-volatility. With multi-bit storage capability, Multiple-Level-Cell (MLC) PCM outperforms ...
Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems
Phase change memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics, such as low-cost, shock-resistivity, nonvolatility, high density, and low leakage power. However, relatively low endurance has limited its ...
Energy efficient Phase Change Memory based main memory for future high performance systems
IGCC '11: Proceedings of the 2011 International Green Computing Conference and WorkshopsPhase Change Memory (PCM) has recently attracted a lot of attention as a scalable alternative to DRAM for main memory systems. As the need for high-density memory increases, DRAM has proven to be less attractive from the point of view of scaling and ...






Comments