Abstract
The prototyping of embedded platforms demands rapid exploration of multi-dimensional parameter sets. Especially the design of the memory system is essential to guarantee high utilization while reducing conflicts at the same time. To aid the design process, several probabilistic models to estimate the throughput of interleaved memory systems have been proposed. While accurately estimating the average throughput of the system, these models fail to determine the impact on individual processing elements. To mitigate this divergence, we extend three known models to include non-uniform access probabilities and priorities.
- [1] . 2018. CoreVA-MPSoC: A many-core architecture with tightly coupled shared and local data memories. IEEE Trans. Parallel Distrib. Syst. 29, 5 (2018), 1030–1043. https://doi.org/10.1109/TPDS.2017.2785799Google Scholar
Cross Ref
- [2] . 1975. Analysis of memory interference in multiprocessors. IEEE Trans. Comput. C-24, 9 (1975), 897–908. https://doi.org/10.1109/T-C.1975.224335 Google Scholar
Digital Library
- [3] . 1973. markov chain models for analyzing memory interference in multiprocessor computer systems. In Proceedings of the 1st Annual Symposium on Computer Architecture (ISCA’73). ACM. https://doi.org/10.1145/633642.803965 Google Scholar
Digital Library
- [4] . 2019. 3GPP Homepage. Retrieved from https://www.3gpp.org/specificationsGoogle Scholar
- [5] . 2012. multi-core architecture design for ultra-low-power wearable health monitoring systems. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’12). IEEE. https://doi.org/10.1109/DATE.2012.6176640 Google Scholar
Digital Library
- [6] . 2017. A heterogeneous SDR MPSoC in 28 nm CMOS for low-latency wireless applications. In Proceedings of the 54th Annual Design Automation Conference (DAC’17). ACM. https://doi.org/10.1145/3061639.3062188 Google Scholar
Digital Library
- [7] . 1996. performance model for a prioritized multiple-bus multiprocessor system. IEEE Trans. Comput. 45, 5 (1996), 580–588. https://doi.org/10.1109/12.509909 Google Scholar
Digital Library
- [8] . 2012. a multi-banked shared-l1 cache architecture for tightly coupled processor clusters. In Proceedings of the International Symposium on System on Chip (SoC’12). IEEE. https://doi.org/10.1109/ISSoC.2012.6376362Google Scholar
Cross Ref
- [9] . 2016. epiphany-v: A 1024 processor 64-bit RISC system-on-chip.
arxiv:1610.01832 . Retrieved from http://arxiv.org/abs/1610.01832.Google Scholar - [10] . 1990. on randomly interleaved memories. In Supercomputing. IEEE Comput. Soc. Press. https://doi.org/10.1109/SUPERC.1990.130001 Google Scholar
Digital Library
- [11] . 2011. a fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’11). IEEE. https://doi.org/10.1109/DATE.2011.5763085Google Scholar
Cross Ref
- [12] . 1969. effects of storage contention on system performance. IBM Syst. J. 8, 4 (1969), 319–333. https://doi.org/10.1147/sj.84.0319 Google Scholar
Digital Library
- [13] . 2018. On Efficient Data Exchange in Multicore Architectures. Ph.D. Dissertation.Google Scholar
- [14] . 2015. interleaved multi-bank scratchpad memories: A probabilistic description of access conflicts. In Proceedings of the 52nd Annual Design Automation Conference (DAC’15). ACM, New York, NY. https://doi.org/10.1145/2744769.2744861 Google Scholar
Digital Library
- [15] . 2010. Conservation cores: Reducing the energy of mature computations. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS’10). ACM. https://doi.org/10.1145/1736020.1736044 Google Scholar
Digital Library
- [16] . 1970. An Analysis of the Instruction Execution Rate in Certain Computer Structures. Ph.D. Dissertation. Carnegie-Mellon University.Google Scholar
- [17] . 2019. queue based memory management unit for heterogeneous MPSoCs. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’19). IEEE. https://doi.org/10.23919/DATE.2019.8715129Google Scholar
Cross Ref
Index Terms
Accurate Estimation of Service Rates in Interleaved Scratchpad Memory Systems
Recommendations
Virtual I/O Based on ScratchPad Memory for Embedded System
CIT '10: Proceedings of the 2010 10th IEEE International Conference on Computer and Information TechnologyScratchpad memory (SPM) is software-controlled on-chip SRAM memory and widely used in embedded processors to meet the strict requirements on performance, energy consumption and real-time response of embedded systems. This paper proposes an SPM based I/O ...
SA-SPM: an efficient compiler for security aware scratchpad memory (invited paper)
LCTES 2019: Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded SystemsScratchpad memories (SPM) are often used to boost the performance of application-specific embedded systems. In embedded systems, main memories are vulnerable to external attacks such as bus snooping or memory extraction. Therefore it is desirable to ...
In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors
Special Issue on Reliable, Resilient, and Robust Design of Circuits and SystemsScratchpad memories (SPMs) are widely employed in multicore embedded processors. Reliability is one of the major constraints in the embedded processor design, which is threatened with the increasing susceptibility of memory cells to multiple-bit upsets (...






Comments