Abstract
In the current work, we study the process variability of logic, interconnect, and arithmetic/DSP resources in commercial 16-nm FPGAs. We create multiple, soft-macro sensors for each distinct resource under evaluation, and we deploy them across the FPGA fabric to measure intra-die variation, as well as across multiple FPGAs to measure inter-die variation. The derived results are used to create device-signature variability maps characterizing the distribution of variability across the die. Our study includes decoupling of variability to systematic and stochastic parts, exploration of variability under various voltage and temperature conditions and correlation analysis between the variability maps of the different resources. Furthermore, we scrutinize the impact of variability on the performance of actual test circuits and correlate the retrieved results with the sensor-based maps. Our experimental results on four Zynq XCZU7EV FPGAs showed significant intra- and inter-die variability, up to 7.8% and 8.9%, respectively, with a small increase under certain operating conditions. The correlation analysis demonstrated a strong correlation between the logic and arithmetic resources, whereas the interconnects showed a slightly weaker correlation in specific devices. Finally, a relatively moderate correlation was calculated between the variability maps and performance of test circuits due their dissimilar operating behavior versus our sensors.
- Ibrahim Ahmed, Shuze Zhao, James Meijers, Olivier Trescases, and Vaughn Betz. 2018. Automatic BRAM testing for robust dynamic voltage scaling for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’18). IEEE, 68–75.Google Scholar
Cross Ref
- Syed Alam and Greg Douglass. 2017. Moore...or Less? Retrieved from https://www.accenture.com/t20180511T035547Z__w__/us-en/_acnmedia/PDF-61/Accenture-Moore-Less-POV.pdf.Google Scholar
- Emanuele Baravelli, Abhisek Dixit, Rita Rooyackers, Malgorzata Jurczak, NicolÒ Speciale, and Kristin De Meyer. 2007. Impact of line-edge roughness on FinFET matching performance. IEEE Trans. Electr. Devices 54, 9 (2007), 2466–2474.Google Scholar
Cross Ref
- Kerry Bernstein, David J. Frank, Anne E. Gattiker, Wilfried Haensch, Brian L. Ji, Sani R. Nassif, Edward J. Nowak, Dale J. Pearson, and Norman J. Rohrer. 2006. High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Dev. 50, 4.5 (2006), 433–449. Google Scholar
Digital Library
- Vaughn Betz, Jonathan Rose, and Alexander Marquardt. 2012. Architecture and CAD for Deep-submicron FPGAs. Vol. 497. Springer Science & Business Media.Google Scholar
Digital Library
- David Blaauw, Kaviraj Chopra, Ashish Srivastava, and Lou Scheffer. 2008. Statistical timing analysis: From basic principles to state of the art. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 27, 4 (2008), 589–607. Google Scholar
Digital Library
- K. A. Bowman, Xinghai Tang, J. C. Eble, and J. D. Meindl. 1999. Impact of extrinsic and intrinsic parameter variations on CMOS system on a chip performance. In Proceedings of the 12th Annual IEEE International ASIC/SOC Conference. IEEE, 267–271.Google Scholar
- Assem A. M. Bsoul, Naraig Manjikian, and Li Shang. 2010. Reliability- and process variation-aware placement for FPGAs. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE’10). IEEE. Google Scholar
Digital Library
- H. Chang and S. Sapatnekar. 2003. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’03). IEEE, 621–625. Google Scholar
Digital Library
- Lerong Cheng, Jinjun Xiong, Lei He, and Mike Hutton. 2006. FPGA performance optimization via chipwise placement considering process variations. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’06). IEEE, 1–6.Google Scholar
Cross Ref
- Ting-Yen Chiang, B. Shieh, and K. C. Saraswat. 2002. Impact of Joule heating on scaling of deep sub-micron Cu/low-k interconnects. In Proceedings of the Symposium on VLSI Technology. Digest of Technical Papers. IEEE, 38–39.Google Scholar
- Kwen-Siong Chong, Bah-Hwee Gwee, and J. S. Chang. 2005. A micropower low-voltage multiplier with reduced spurious switching. IEEE Trans. VLSI Syst. 13, 2 (2005), 255–265. Google Scholar
Digital Library
- D. J. Frank, Y. Taur, M. Ieong, and H.-S. P. Wong. 1999. Monte Carlo modeling of threshold variation due to dopant fluctuations. In Proceedings of the Symposium on VLSI Circuits. IEEE, 169–170.Google Scholar
- Dennis R. E. Gnad, Fabian Oboril, Saman Kiamehr, and Mehdi B. Tahoori. 2016. Analysis of transient voltage fluctuations in FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT’16). IEEE.Google Scholar
- Zhenyu Guan, Justin S. J. Wong, Sumanta Chaudhuri, George Constantinides, and Peter Cheung. 2013. Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting. In Proceedings of the International Conference on Field-Programmable Technology (FPT’13). IEEE, 254–261.Google Scholar
Cross Ref
- Zhenyu Guan, Justin S. J. Wong, Sumanta Chaudhuri, George Constantinides, and Peter Y. K. Cheung. 2012. A two-stage variation-aware placement method for FPGAs exploiting variation maps classification. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’12). IEEE, 519–522.Google Scholar
- ITRS. 2011. International Technology Roadmap for Semiconductors. Retrieved from http://www.itrs2.net/2011-itrs.html.Google Scholar
- ITRS. 2015. International technology roadmap for semiconductors. Retrieved from http://www.itrs2.net/itrs-reports.html.Google Scholar
- A. B. Kahng and Y. C. Pati. 1999. Subwavelength lithography and its potential impact on design and EDA. In Proceedings of the Design Automation Conference. IEEE. Google Scholar
Digital Library
- E. Kreyszig. 2010. Advanced Engineering Mathematics, 10th Ed. John Wiley & Sons, Inc. Google Scholar
Digital Library
- Kelin J. Kuhn, Martin D. Giles, David Becher, Pramod Kolar, Avner Kornfeld, Roza Kotlyar, Sean T. Ma, Atul Maheshwari, and Sivakumar Mudanai. 2011. Process technology variation. IEEE Trans. Electr. Devices 58, 8 (2011), 2197–2208.Google Scholar
Cross Ref
- R. Kumar and V. Kursun. 2006. Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits. IEEE Trans. Circ. Syst. II: Express Briefs 53, 10 (2006), 1078–1082.Google Scholar
Cross Ref
- W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. 1993. Delay fault coverage and performance tradeoffs. In Proceedings of the 30th ACM/IEEE Design Automation Conference. IEEE. Google Scholar
Digital Library
- George Lentaris, Konstantinos Maragos, Dimitrios Soudris, Francesco Di Capua, Luigi Campajola, Marcello Campajola, Alessandra Costantino, Gianluca Furano, Antonios Tavoularis, and Lucana Santos. 2019. TID evaluation system with on-chip electron source and programmable sensing mechanisms on FPGA. IEEE Trans. Nucl. Sci. 66, 1 (2019), 312–319.Google Scholar
Cross Ref
- Jie Li and John Lach. 2007. Negative-skewed shadow registers for at-speed delay variation characterization. In Proceedings of the International Conference on Computer Design (ICCD’07). IEEE, 354–359.Google Scholar
Cross Ref
- Ning Ma, Shaojun Wang, Datong Liu, and Yu Peng. 2016. A run-time built-in approach of TID test in SRAM based FPGAs. Microelectr. Reliabil. 64 (2016), 42–47.Google Scholar
Cross Ref
- Mehrdad Majzoobi, Eva Dyer, Ahmed Elnably, and Farinaz Koushanfar. 2010. Rapid FPGA delay characterization using clock synthesis and sparse sampling. In Proceedings of the International Test Conference (ITC’10). IEEE, 1–10.Google Scholar
Cross Ref
- Konstantinos Maragos, George Lentaris, and Soudris. 2019. In-the-Field mitigation of process variability for improved FPGA performance. IEEE transactions on Computers 68, 7 (2019), 1049–1063.Google Scholar
Cross Ref
- Konstantinos Maragos, George Lentaris, Ioannis Stratakos, and Dimitrios Soudris. 2018. A framework exploiting process variability to improve energy efficiency in FPGA applications. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI’18). ACM, 87–92. Google Scholar
Digital Library
- Konstantinos Maragos, Endri Taka, George Lentaris, Ioannis Stratakos, and Dimitrios Soudris. 2019. Analysis of performance variation in 16nm FinFET FPGA devices. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’19). IEEE, 38–44.Google Scholar
Cross Ref
- V. Mehrotra, Shiou Lin Sam, D. Boning, A. Chandrakasan, R. Vallishayee, and S. Nassif. 2000. A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance. In Proceedings of the Design Automation Conference (DAC’00). IEEE, 172–175. Google Scholar
Digital Library
- Sparsh Mittal. 2016. A survey of architectural techniques for managing process variation. Comput. Surv. 48, 4 (2016), 54:1–54:29. Google Scholar
Digital Library
- Liang-Teck Pang, Kun Qian, Costas J. Spanos, and Borivoje Nikolic. 2009. Measurement and analysis of variability in 45 nm strained-Si CMOS technology. IEEE J. Solid-State Circ. 44, 8 (2009), 2233–2243.Google Scholar
Cross Ref
- Youngok Pino, Vinayaka Jyothi, and Matthew French. 2014. Intra-die process variation aware anomaly detection in FPGAs. In Proceedings of the International Test Conference (ITC’14). IEEE, 1–6.Google Scholar
Cross Ref
- Samar K. Saha. 2010. Modeling process variability in scaled CMOS technology. IEEE Des. Test Comput. 27, 2 (2010), 8–16. Google Scholar
Digital Library
- T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2 (1990), 584–594.Google Scholar
Cross Ref
- J. Savir and W. H. McAnney. 1988. Random pattern testability of delay faults. In Proceedings of the IEEE Transactions on Computers. IEEE, 291–300. Google Scholar
Digital Library
- Pete Sedcole and Peter Y. K. Cheung. 2006. Within-die delay variability in 90nm FPGAs and beyond. In Proceedings of the International Conference on Field Programmable Technology (FPT’06). IEEE, 97–104.Google Scholar
- Pete Sedcole, Justin S. Wong, and Peter Y. K. Cheung. 2008. Characterisation of FPGA clock variability. In Proceedings of the Computer Society Annual Symposium on VLSI (ISVLSI’08). IEEE, 322–328. Google Scholar
Digital Library
- Mehdi B. Tahoori and Subhasish Mitra. 2007. Application-dependent delay testing of FPGAs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26, 3 (2007), 553–563. Google Scholar
Digital Library
- Tim Tuan, Austin Lesea, Chris Kingsley, and Steve Trimberger. 2011. Analysis of within-die process variation in 65nm FPGAs. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’11). IEEE, 1–5.Google Scholar
Cross Ref
- C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, D. K. Beece, Peter Piaget, Iliya Zamek, Jun Fan, J. Beetner, N. Venkateswaran, and J. G. Hemmett. 2006. First-order incremental block-based statistical timing analysis. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 25, 10 (2006), 2170–2180. Google Scholar
Digital Library
- N. H. E. Weste and D. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education, Inc. Google Scholar
Digital Library
- Martin Wirnshofe. 2013. Variation-aware Adaptive Voltage Scaling for Digital CMOS Circuits.Springer. Google Scholar
Digital Library
- Justin S. J. Wong, Pete Sedcole, and Peter Y. K. Cheung. 2009. Self-measurement of combinatorial circuit delays in FPGAs. ACM Trans. Reconfig. Technol. Syst. 2, 2 (2009), 10:1–10:22. Google Scholar
Digital Library
- Xilinx. 2017. FIFO Generator v13.1. Retrieved from https://www.xilinx.com/support/documentation/ip_documentation/fifo_generator/v13_1/pg057-fifo-generator.pdf.Google Scholar
- Xilinx. 2019. UltraScale Architecture Clocking Resources. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug572-ultrascale-clocking.pdf.Google Scholar
- Xilinx. 2019. UltraScale Architecture DSP Slice. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug579-ultrascale-dsp.pdf.Google Scholar
- Haile Yu, Qiang Xu, and Philip HW Leong. 2010. Fine-grained characterization of process variation in FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT’10). IEEE, 138–145.Google Scholar
Cross Ref
- Kenneth M. Zick and John P. Hayes. 2010. On-line sensing for healthier FPGA systems. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA’10). ACM, 239–248. Google Scholar
Digital Library
- Kenneth M. Zick and John P. Hayes. 2012. Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems. ACM Trans. Reconfig. Technol. Syst. 5, 1 (2012), 1–26. Google Scholar
Digital Library
Index Terms
Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs
Recommendations
Design and performance analysis of 1-bit FinFET full adder cells for subthreshold region at 16 nm process technology
The scaling process of the conventional 2D-planar metal-oxide semiconductor field-effect transistor (MOSFET) is now approaching its limit as technology has reached below 20 nm process technology. A new nonplanar device architecture called FinFET was ...
Electrical characteristic fluctuations in 16 nm bulk-FinFET devices
In this paper, we for the first time study the characteristic fluctuations in 16nm bulk FinFETs. The random-dopant-number- and random-dopant-position-induced fluctuations for different characteristics including the on/off state currents, the threshold ...
Modeling Process Variability in Scaled CMOS Technology
Editor's note:Process variability has become a critical issue in scaled CMOS design. This article provides a comprehensive view on the predominant variation sources in sub–90-nm devices, their impact on device and circuit performance, and various ...






Comments