skip to main content
research-article

TAMA: Turn-aware Mapping and Architecture – A Power-efficient Network-on-Chip Approach

Authors Info & Claims
Published:09 July 2021Publication History
Skip Abstract Section

Abstract

Nowadays, static power consumption in chip multiprocessor (CMP) is the most crucial concern of chip designers. Power-gating is an effective approach to mitigate static power consumption particularly in low utilization. Network-on-Chip (NoC) as the backbone of multi- and many-core chips has no exception. Previous state-of-the-art techniques in power-gating desire to decrease static power consumption alongside the lack of diminution in performance of NoC. However, maintaining the performance and utilization of the power-gating approach has not yet been addressed very well. In this article, we propose TAMA (Turn-Aware Mapping & Architecture) as an effective method to boost the performance of the TooT method that was only powering on a router during turning pass or packet injection. In other words, in the TooT method, straight and eject packets pass the router via a bypass route without powering on the router. By employing meta-heuristic approaches (Genetic and Ant Colony algorithms), we develop a specific application mapping that attempts to decrease the number of turns through interconnection networks. Accordingly, the average latency of packet transmission decreases due to fewer turns. Also, by powering on turn routers in advance with lightweight hardware, the latency of sending packets diminishes. The experimental results demonstrate that our proposed approach, i.e., TAMA achieves more than 13% reduction in packet latency of NoC in comparison with TooT. Besides the packet latency, the power consumption of TAMA is reduced by about 87% compared to the traditional approach.

References

  1. Mohamed S. Abdelfattah and Vaughn Betz. 2013. The power of communication: Energy-efficient NOCS for FPGAS. In 23rd International Conference on Field-programmable Logic and Applications. IEEE, 1–8.Google ScholarGoogle Scholar
  2. Meisam Abdollahi and Siamak Mohammadi. 2020. Insertion loss-aware application mapping onto the optical Cube-Connected Cycles architecture. Comput. Electric. Eng. 82 (2020), 106559.Google ScholarGoogle ScholarCross RefCross Ref
  3. Meisam Abdollahi and Siamak Mohammadi. 2020. Vulnerability assessment of fault-tolerant optical network-on-chips. J. Parallel Distrib. Comput. 145 (2020), 140–159.Google ScholarGoogle ScholarCross RefCross Ref
  4. Ahmed Ben Achballah, Slim Ben Othman, and Slim Ben Saoud. 2017. Problems and challenges of emerging technology networks- on- chip: A review. Microproc. Microsyst. 53 (2017), 1–20.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In IEEE International Symposium on Performance Analysis of Systems and Software. IEEE, 33–42.Google ScholarGoogle Scholar
  6. Fawaz Alazemi, Arash Azizimazreah, Bella Bose, and Lizhong Chen. 2018. Routerless network-on-chip. In IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 492–503.Google ScholarGoogle ScholarCross RefCross Ref
  7. Muhammad Athar Javed Sethi, Fawnizu Azmadi Hussin, and Nor Hisham Hamid. 2017. Review of network on chip architectures. Rec. Adv. Electric. Electron. Eng. 10, 1 (2017), 4–29.Google ScholarGoogle Scholar
  8. Mohammad Baharloo, Rashid Aligholipour, Meisam Abdollahi, and Ahmad Khonsari. 2020. ChangeSUB: A power efficient multiple network-on-chip architecture. Comput. Electric. Eng. 83 (2020), 106578.Google ScholarGoogle ScholarCross RefCross Ref
  9. Mohammad Baharloo and Ahmad Khonsari. 2018. A low-power wireless-assisted multiple network-on-chip. Microproc. Microsyst. 63 (2018), 104–115.Google ScholarGoogle ScholarCross RefCross Ref
  10. Mohammad Baharloo, Ahmad Khonsari, Mahdi Dolati, Pouya Shiri, Masoumeh Ebrahimi, and Dara Rahmati. 2020. Traffic-aware performance optimization in Real-time wireless network on chip. Nano Commun. Netw. (2020), 100321.Google ScholarGoogle Scholar
  11. Djalila Belkebir and Adel Zga. 2019. Mapping and scheduling techniques in NoC: A survey of the state of the art. In International Conference on Networking and Advanced Systems (ICNAS). IEEE, 1–6.Google ScholarGoogle ScholarCross RefCross Ref
  12. Shane Bell, Bruce Edwards, John Amann, Rich Conlin, Kevin Joyce, Vince Leung, John MacKay, Mike Reif, Liewei Bao, John Brown, et al. 2008. Tile64-processor: A 64-core soc with mesh interconnect. In IEEE International Solid-state Circuits Conference–Digest of Technical Papers. IEEE, 88–598.Google ScholarGoogle ScholarCross RefCross Ref
  13. Biswajit Bhowmik, Jatindra Kumar Deka, and Santosh Biswas. 2020. Improving reliability in spidergon network on chip-microprocessors. In IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 474–477.Google ScholarGoogle ScholarCross RefCross Ref
  14. Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques. 72–81.Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Comput. Archit. News 39, 2 (2011), 1–7.Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Mario R. Casu and Paolo Giaccone. 2017. Power-performance assessment of different DVFS control policies in NoCs. J. Parallel Distrib. Comput. 109 (2017), 193–207.Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramanian, Anantha P. Chandrakasan, and Li-Shiuan Peh. 2013. SMART: A single-cycle reconfigurable NoC for SoC applications. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 338–343.Google ScholarGoogle Scholar
  18. Lizhong Chen and Timothy M. Pinkston. 2012. NoRD: Node-router decoupling for effective power-gating of on-chip routers. In 45th IEEE/ACM International Symposium on Microarchitecture. IEEE, 270–281.Google ScholarGoogle Scholar
  19. Lizhong Chen, Lihang Zhao, Ruisheng Wang, and Timothy M. Pinkston. 2014. MP3: Minimizing performance penalty for power-gating of Clos network-on-chip. In IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 296–307.Google ScholarGoogle Scholar
  20. Lizhong Chen, Di Zhu, Massoud Pedram, and Timothy M. Pinkston. 2015. Power punch: Towards non-blocking power-gating of NoC routers. In IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 378–389.Google ScholarGoogle Scholar
  21. Lizhong Chen, Di Zhu, Massoud Pedram, and Timothy M. Pinkston. 2016. Simulation of NoC power-gating: Requirements, optimizations, and the agate simulator. J. Parallel Distrib. Comput. 95 (2016), 69–78.Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Reetuparna Das, Satish Narayanasamy, Sudhir K. Satpathy, and Ronald G. Dreslinski. 2013. Catnap: Energy proportional multiple network-on-chip. ACM SIGARCH Comput. Archit. News 41, 3, 320–331.Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Bhavya K. Daya, Chia-Hsin Owen Chen, Suvinay Subramanian, Woo-Cheol Kwon, Sunghyun Park, Tushar Krishna, Jim Holt, Anantha P. Chandrakasan, and Li-Shiuan Peh. 2014. SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering. In ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). IEEE, 25–36.Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Fatemeh Dehghani, Siamak Mohammadi, Behrang Barekatain, and Meisam Abdollahi. 2020. Power loss analysis in thermally-tuned nanophotonic switch for on-chip interconnect. Nano Commun. Netw. (2020), 100323.Google ScholarGoogle Scholar
  25. Dominic DiTomaso, Ashif Sikder, Avinash Kodi, and Ahmed Louri. 2017. Machine learning enabled power-aware network-on-chip design. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1354–1359.Google ScholarGoogle ScholarCross RefCross Ref
  26. Marco Dorigo, Vittorio Maniezzo, and Alberto Colorni. 1996. Ant system: optimization by a colony of cooperating agents. IEEE Trans. Syst. Man Cybern. Part B 26, 1 (1996), 29–41.Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Ahsen Ejaz, Vassilios Papaefstathiou, and Ioannis Sourdis. 2018. DDRNoC: Dual data-rate network-on-chip. ACM Trans. Archit. Code Optim. 15, 2 (2018), 1–24.Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. Dark silicon and the end of multicore scaling. In 38th International Symposium on Computer Architecture (ISCA). IEEE, 365–376.Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Hossein Farrokhbakht, Hadi Mardani Kamali, and Shaahin Hessabi. 2017. SMART: a scalable mapping and routing technique for power-gating in NoC routers. In 11th IEEE/ACM International Symposium on Networks-on-Chip. 1–8.Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Hossein Farrokhbakht, Hadi Mardani Kamali, and Natalie D. Enright Jerger. 2019. Muffin: Minimally-buffered zero-delay power-gating technique in on-chip routers. In IEEE/ACM International Symposium on Low Power Electronics and Design. IEEE, 1–6.Google ScholarGoogle Scholar
  31. Hossein Farrokhbakht, Henry Kao, and Natalie Enright Jerger. 2019. UBERNoC: Unified buffer power-efficient router for network-on-chip. In 13th IEEE/ACM International Symposium on Networks-on-Chip. 1–8.Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. Hossein Farrokhbakht, Mohammadkazem Taram, Behnam Khaleghi, and Shaahin Hessabi. 2016. TooT: An efficient and scalable power-gating method for NoC routers. In 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1–8.Google ScholarGoogle ScholarCross RefCross Ref
  33. John L. Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34, 4 (2006), 1–17.Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Joel Hestness, Boris Grot, and Stephen W. Keckler. 2010. Netrace: Dependency-driven trace-based network-on-chip simulation. In 3rd International Workshop on Network on Chip Architectures. 31–36.Google ScholarGoogle Scholar
  35. John Henry Holland, et al. 1992. Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence. The MIT Press.Google ScholarGoogle Scholar
  36. Yatin Hoskote, Sriram Vangal, Arvind Singh, Nitin Borkar, and Shekhar Borkar. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27, 5 (2007), 51–61.Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. Wei Hu, Qingsong Shi, Yonghao Wang, Kai Zhang, Jun Liu, Xiaoming Liu, and Hong Guo. 2016. An efficient task mapping algorithm with power-aware optimization for network on chip. J. Syst. Archit. 70 (2016), 48–58.Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Zeno Jonke, Stefan Habenschuss, and Wolfgang Maass. 2016. Solving constraint satisfaction problems with networks of spiking neurons. Front. Neurosci. 10 (2016), 118.Google ScholarGoogle Scholar
  39. Michael Jünger, Gerhard Reinelt, and Giovanni Rinaldi. 1995. The traveling salesman problem. Handb. Oper. Res. Manag. Sci. 7 (1995), 225–330.Google ScholarGoogle Scholar
  40. Shiming Li, Shasha Guo, Limeng Zhang, Ziyang Kang, Shiying Wang, Wei Shi, Lei Wang, and Weixia Xu. 2020. SNEAP: a fast and efficient toolchain for mapping large-scale spiking neural network onto NoC-based neuromorphic platform. In 2020 Great Lakes Symposium on VLSI. 9–14.Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. Weichen Liu, Lei Yang, Weiwen Jiang, Liang Feng, Nan Guan, Wei Zhang, and Nikil Dutt. 2018. Thermal-aware task mapping on dynamically reconfigurable network-on-chip based multiprocessor system-on-chip. IEEE Trans. Comput. 67, 12 (2018), 1818–1834.Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. Amin Mosayyebzadeh, Maziar Mehdizadeh Amiraski, and Shaahin Hessabi. 2016. Thermal and power aware task mapping on 3D Network on Chip. Comput. Electric. Eng. 51 (2016), 157–167.Google ScholarGoogle ScholarDigital LibraryDigital Library
  43. Seyed Morteza Nabavinejad, Mohammad Baharloo, Kun-Chih Chen, Maurizio Palesi, Tim Kogel, and Masoumeh Ebrahimi. 2020. An overview of efficient interconnection networks for deep neural network accelerators. IEEE J. Emerg. Select. Topics Circ. Syst. 10, 3 (2020), 268–282.Google ScholarGoogle ScholarCross RefCross Ref
  44. Alireza Namazi and Meisam Abdollahi. 2017. PCG: Partially clock-gating approach to reduce the power consumption of fault-tolerant register files. In Euromicro Conference on Digital System Design (DSD). IEEE, 323–328.Google ScholarGoogle ScholarCross RefCross Ref
  45. Alireza Namazi, Meisam Abdollahi, Saeed Safari, and Siamak Mohammadi. 2017. LORAP: Low-overhead power and reliability-aware task mapping based on instruction footprint for real-time applications. In Euromicro Conference on Digital System Design (DSD). IEEE, 364–367.Google ScholarGoogle ScholarCross RefCross Ref
  46. Alireza Namazi, Meisam Abdollahi, Saeed Safari, Siamak Mohammadi, and Masoud Daneshtalab. 2016. Reliability-aware task scheduling using clustered replication for multi-core real-time systems. In 9th International Workshop on Network on Chip Architectures. 45–50.Google ScholarGoogle ScholarDigital LibraryDigital Library
  47. Alireza Namazi, Saeed Safari, Siamak Mohammadi, and Meisam Abdollahi. 2019. SORT: Semi online reliable task mapping for embedded multi-core systems. ACM Trans. Model. Perf. Eval. Comput. Syst. 4, 2 (2019), 1–25.Google ScholarGoogle ScholarDigital LibraryDigital Library
  48. Emmanuel Ofori-Attah and Michael Opoku Agyeman. 2018. A survey of power-aware Network-on-Chip design techniques. In 13th International Multi-Conference on Computing in Global Information Technology. IARIA.Google ScholarGoogle Scholar
  49. Ritesh Parikh, Reetuparna Das, and Valeria Bertacco. 2014. Power-aware NoCs through routing and topology reconfiguration. In 51st Design Automation Conference. 1–6.Google ScholarGoogle ScholarDigital LibraryDigital Library
  50. Ng Yen Phing, M. N. Mohd Warip, Phaklen Ehkan, R. Badlishah Ahmad, Fazrul Faiz Zakaria, and Farah Wahida Zulkefli. 2016. Towards high performance network-on-chip: A survey on enabling technologies, open issues and challenges. In 3rd International Conference on Electronic Design (ICED). IEEE, 259–263.Google ScholarGoogle ScholarCross RefCross Ref
  51. Md Farhadur Reza. 2020. Reinforcement learning based dynamic link configuration for energy-efficient NoC. In IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 468–473.Google ScholarGoogle ScholarCross RefCross Ref
  52. Md Farhadur Reza and Paul Ampadu. 2019. Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks. In 13th IEEE/ACM International Symposium on Networks-on-chip. 1–8.Google ScholarGoogle ScholarDigital LibraryDigital Library
  53. Md Farhadur Reza, Tung Thanh Le, Bappaditya De, Magdy Bayoumi, and Dan Zhao. 2018. Neuro-NoC: Energy optimization in heterogeneous many-core NoC using neural networks in dark silicon era. In IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 1–5.Google ScholarGoogle ScholarCross RefCross Ref
  54. Mohammad Sadrosadati, Seyed Borna Ehsani, Hajar Falahati, Rachata Ausavarungnirun, Arash Tavakkol, Mojtaba Abaee, Lois Orosa, Yaohua Wang, Hamid Sarbazi-Azad, and Onur Mutlu. 2019. ITAP: Idle-time-aware power management for GPU execution units. ACM Trans. Archit. Code Optim. 16, 1 (2019), 1–26.Google ScholarGoogle ScholarDigital LibraryDigital Library
  55. Samira Saeidi, Ahmad Khademzadeh, and Fatemeh Vardi. 2009. Crinkle: A heuristic mapping algorithm for network on chip. IEICE Electron. Exp. 6, 24 (2009), 1737–1744.Google ScholarGoogle ScholarCross RefCross Ref
  56. Praveen Salihundam, Shailendra Jain, Tiju Jacob, Shasi Kumar, Vasantha Erraguntla, Yatin Hoskote, Sriram Vangal, Gregory Ruhl, and Nitin Borkar. 2011. A 2 Tb/s 6*4 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J. Solid-state Circ. 46, 4 (2011), 757–766.Google ScholarGoogle ScholarCross RefCross Ref
  57. M. Norazizi Sham Mohd Sayuti and Leandro Soares Indrusiak. 2013. Real-time low-power task mapping in networks-on-chip. In IEEE Computer Society Symposium on VLSI (ISVLSI). IEEE, 14–19.Google ScholarGoogle Scholar
  58. Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, and Vladimir Stojanovic. 2012. DSENT-A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In IEEE/ACM 6th International Symposium on Networks-on-Chip. IEEE, 201–210.Google ScholarGoogle ScholarDigital LibraryDigital Library
  59. Mohammadkazem Taram, Ashish Venkat, and Dean Tullsen. 2018. Mobilizing the micro-ops: Exploiting context sensitive decoding for security and energy efficiency. In ACM/IEEE 45th International Symposium on Computer Architecture (ISCA). IEEE, 624–637.Google ScholarGoogle ScholarDigital LibraryDigital Library
  60. Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, and Axel Jantsch. 2014. Designing 2D and 3D Network-on-Chip Architectures. Springer.Google ScholarGoogle Scholar
  61. Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, et al. 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro 22, 2 (2002), 25–35.Google ScholarGoogle ScholarDigital LibraryDigital Library
  62. Sebastian Werner, Javier Navaridas, and Mikel Luján. 2016. A survey on design approaches to circumvent permanent faults in networks-on-chip. ACM Comput. Surv. 48, 4 (2016), 1–36.Google ScholarGoogle ScholarDigital LibraryDigital Library
  63. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Comput. Archit. News 23, 2, 24–36.Google ScholarGoogle ScholarDigital LibraryDigital Library
  64. Yuan Yao and Zhonghai Lu. 2016. DVFS for NoNs in CMPs: A thread voting approach. In IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 309–320.Google ScholarGoogle Scholar
  65. Davide Zoni and William Fornaciari. 2015. Modeling DVFS and power-gating actuators for cycle-accurate NoC-based simulators. ACM J. Emerg. Technol. Comput. Syst. 12, 3 (2015), 1–24.Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. TAMA: Turn-aware Mapping and Architecture – A Power-efficient Network-on-Chip Approach

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      HTML Format

      View this article in HTML Format .

      View HTML Format
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!