Abstract
Reconfigurable architectures are quickly gaining in popularity due to their flexibility and ability to provide high energy efficiency. However, reconfigurable systems allow for a huge design space. Iterative design space exploration (DSE) is often required to achieve good Pareto points with respect to some combination of performance, area, and/or energy. DSE tools depend on information about hardware characteristics in these aspects. These characteristics can be obtained from hardware synthesis and net-list simulation, but this is very time-consuming. Therefore, architecture models are common. This work introduces CGRA-EAM (Coarse-Grained Reconfigurable Architecture - Energy & Area Model), a model for energy and area estimation framework for coarse-grained reconfigurable architectures. The model is evaluated for the Blocks CGRA. The results demonstrate that the mean absolute percentage error is 15.5% and 2.1% for energy and area, respectively, while the model achieves a speedup of close to three orders of magnitude compared to synthesis.
- D. Chen, J. Cong, Y. Fan, and Z. Zhang. 2007. High-level power estimation and low-power design space exploration for FPGAs. In Asia and South Pacific Design Automation Conference. IEEE, New York, NY, 529–534. DOI: https://doi.org/10.1109/ASPDAC.2007.358040 Google Scholar
Digital Library
- S. A. Chin, N. Sakamoto, A. Rui, J. Zhao, J. H. Kim, Y. Hara-Azumi, and J. Anderson. 2017. CGRA-ME: A unified framework for CGRA modelling and exploration. In IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP'17). IEEE, New York, NY, 184–189. DOI: https://doi.org/10.1109/ASAP.2017.7995277Google Scholar
- Lanping Deng, K. Sobti, and C. Chakrabarti. 2008. Accurate models for estimating area and power of FPGA implementations. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP'08). IEEE, New York, NY.Google Scholar
- Nagu Dhanwada, David Hathaway, Victor Zyuban, Peng Peng, Karl Moody, William Dungan, Arun Joseph, Rahul Rao, and Christopher Gonzalez. 2013. Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis. In IEEE/ACM International Conference on Computer-aided Design (ICCAD'13). IEEE, New York, NY, 458–465. Google Scholar
Digital Library
- Tobias Grosser, Armin Groesslinger, and Christian Lengauer. 2012. Polly—Performing Polyhedral Optimizations on a Low-level Intermediate Representation. 1250010 pages.Google Scholar
- Reiner Hartenstein. 2001. A decade of reconfigurable computing: A visionary retrospective. In Conference on Design, Automation and Test in Europe. IEEE, New York, NY. Google Scholar
Digital Library
- Z. Hou, Z. Zhao, W. Sheng, and W. He. 2016. System level power consumption modeling and optimization for coarse-grained reconfigurable architectures. In International Conference on Integrated Circuits and Microsystems (ICICM'16). IEEE, New York, NY, 1–6. DOI: https://doi.org/10.1109/ICAM.2016.7813532Google Scholar
Cross Ref
- Y. Kim, R. N. Mahapatra, and K. Choi. 2010. Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 18, 10 (2010), 1471–1482. DOI: https://doi.org/10.1109/TVLSI.2009.2025280 Google Scholar
Digital Library
- R. Koenig, L. Bauer, T. Stripf, M. Shafique, W. Ahmed, J. Becker, and J. Henkel. 2010. KAHRISMA: A novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture. In Design, Automation Test in Europe Conference Exhibition (DATE'10). IEEE, New York, NY, 819–824. DOI: https://doi.org/10.1109/DATE.2010.5456939 Google Scholar
Digital Library
- Akash Kumar, Shakith Fernando, Yajun Ha, Bart Mesman, and Henk Corporaal. 2008. Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA. ACM Trans. Des. Autom. Electron. Syst. 13, 3 (July 2008). DOI: https://doi.org/10.1145/1367045.1367049 Google Scholar
Digital Library
- Fei Li, Deming Chen, Lei He, and Jason Cong. 2003. Architecture evaluation for power-efficient FPGAs. In ACM/SIGDA 11th International Symposium on Field-programmable Gate Arrays (FPGA'03). ACM, New York, NY. Google Scholar
Digital Library
- Cheng Liu and Hayden Kwok-Hay So. 2015. Automatic soft CGRA overlay customization for high-productivity nested loop acceleration on FPGAs. In IEEE 23rd International Symposium on Field-programmable Custom Computing Machines. IEEE, New York, NY, 101–101. Google Scholar
Digital Library
- Dajiang Liu, Shouyi Yin, Leibo Liu, and Shaojun Wei. 2013. Polyhedral model based mapping optimization of loop nests for CGRAs. In 50th Design Automation Conference. AMC, New York, NY, 1–8. Google Scholar
Digital Library
- A. S. B. Lopes and M. M. Pereira. 2020. A machine learning approach to accelerating DSE of reconfigurable accelerator systems. In 33rd Symposium on Integrated Circuits and Systems Design (SBCCI'20). IEEE, New York, NY, 1–6. DOI: https://doi.org/10.1109/SBCCI50935.2020.9189899Google Scholar
Cross Ref
- Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field Programmable Logic and Application. Springer, Berlin, Germany.Google Scholar
- S. Nalesh, K. T. Madhu, S. Das, S. K. Nandy, and R. Narayan. 2015. Energy aware synthesis of application kernels expressed in functional languages on a coarse grained composable reconfigurable array. In IEEE International Symposium on Nanoelectronic and Information Systems. IEEE, New York, NY, 7–12. DOI: https://doi.org/10.1109/iNIS.2015.39 Google Scholar
Digital Library
- Alejandro Nocua, Arnaud Virazel, Alberto Bosio, Patrick Girard, and Cyril Chevalier. 2016. A hybrid power estimation technique to improve IP power models quality. In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'16). IEEE, New York, NY, 1–6.Google Scholar
Cross Ref
- Roel Pieters, Pieter Jonker, and Henk Nijmeijer. 2009. Real-time Center Detection of an OLED Structure. Springer Berlin, 400–409. DOI: https://doi.org/10.1007/978-3-642-04697-1_37Google Scholar
- Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, and Charles R. Moore. 2004. TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP. ACM Trans. Archit. Code Optim. 1 (2004), 62–93. Google Scholar
Digital Library
- Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. CACTI 5.1. Technical Report. Technical Report HPL-2008-20, HP Labs.Google Scholar
- E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. 1997. Baring it all to software: Raw machines. Computer 30, 9 (Sep. 1997), 86–93. DOI: https://doi.org/10.1109/2.612254 Google Scholar
Digital Library
- M. Wijtvliet, L. Waeijen, and H. Corporaal. 2016. Coarse grained reconfigurable architectures in the past 25 years: Overview and classification. In International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS'16). IEEE, New York, NY, 235–244. DOI: https://doi.org/10.1109/SAMOS.2016.7818353Google Scholar
- M. Wijtvliet, L. Waeijen, and H. Corporaal. 2019. Blocks: Redesigning coarse grained reconfigurable architectures for energy efficiency. In 29th International Conference on Field-programmable Logic and Applications (FPL'19). IEEE, New York, NY, 235–244.Google Scholar
- Dennis Leander Wolf, Christoph Spang, and Christian Hochberger. 2020. Towards purposeful design space exploration of heterogeneous CGRAs: Clock frequency estimation. In 57th ACM/IEEE Design Automation Conference (DAC'20). IEEE, New York, NY, 1–6. Google Scholar
Digital Library
- Zhongyuan Zhao, Yantao Liu, Weiguang Sheng, Tushar Krishna, Qin Wang, and Zhigang Mao. 2018. Optimizing the data placement and transformation for multi-bank CGRA computing system. In Design, Automation & Test in Europe Conference & Exhibition (DATE'18). IEEE, New York, NY, 1087–1092.Google Scholar
Index Terms
CGRA-EAM—Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures
Recommendations
Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture
ASAP '09: Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and ProcessorsThis paper presents the implementation of a novel parallel FFT algorithm on SmartCell, a coarse-grained reconfigurable architecture, which is targeted on data streaming applications. The proposed FFT algorithm achieves balanced workload and memory ...
Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures
Proceedings of the 2006 LCTES ConferenceReconfigurable architecture is one solution to the increasing computational requirement that often cannot be met by the low-end embedded processors. Compiling applications to such architectures involves hardware/software partitioning. To partition the ...
Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
Due to the increasing demands on efficiency, performance and flexibility reconfigurable computational architectures are very promising candidates in embedded systems design. Recently coarse-grained reconfigurable array architectures (CGRAs), such as the ...






Comments