skip to main content
research-article

CORIDOR: Using COherence and TempoRal LocalIty to Mitigate Read Disurbance ErrOR in STT-RAM Caches

Published:14 January 2022Publication History
Skip Abstract Section

Abstract

In the deep sub-micron region, “spin-transfer torque RAM” (STT-RAM) suffers from “read-disturbance error” (RDE), whereby a read operation disturbs the stored data. Mitigation of RDE requires restore operations, which imposes latency and energy penalties. Hence, RDE presents a crucial threat to the scaling of STT-RAM. In this paper, we offer three techniques to reduce the restore overhead. First, we avoid the restore operations for those reads, where the block will get updated at a higher level cache in the near future. Second, we identify read-intensive blocks using a lightweight mechanism and then migrate these blocks to a small SRAM buffer. On a future read to these blocks, the restore operation is avoided. Third, for data blocks having zero value, a write operation is avoided, and only a flag is set. Based on this flag, both read and restore operations to this block are avoided. We combine these three techniques to design our final policy, named CORIDOR. Compared to a baseline policy, which performs restore operation after each read, CORIDOR achieves a 31.6% reduction in total energy and brings the relative CPI (cycle-per-instruction) to 0.64×. By contrast, an ideal RDE-free STT-RAM saves 42.7% energy and brings the relative CPI to 0.62×. Thus, our CORIDOR policy achieves nearly the same performance as an ideal RDE-free STT-RAM cache. Also, it reaches three-fourths of the energy-saving achieved by the ideal RDE-free cache. We also compare CORIDOR with four previous techniques and show that CORIDOR provides higher restore energy savings than these techniques.

REFERENCES

  1. [1] Agarwal Amit, Li Hai, and Roy Kaushik. 2003. A single-V/sub t/low-leakage gated-ground cache for deep submicron. IEEE Journal of Solid-state circuits 38, 2 (2003), 319328.Google ScholarGoogle ScholarCross RefCross Ref
  2. [2] Agarwal S. and Kapoor H. K.. 2018. Reuse-distance-aware write-intensity prediction of dataless entries for energy-efficient hybrid caches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26, 10 (2018), 18811894. https://doi.org/10.1109/TVLSI.2018.2836156Google ScholarGoogle ScholarCross RefCross Ref
  3. [3] Agarwal Sukarn and Kapoor Hemangee K.. 2019. Improving the lifetime of non-volatile cache by write restriction. IEEE Trans. Comput. 68, 9 (2019), 12971312.Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. [4] Agarwal Sukarn and Kapoor Hemangee K.. 2020. Improving the performance of hybrid caches using partitioned victim caching. ACM Transactions on Embedded Computing Systems (TECS) 20, 1 (2020), 127. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. [5] Agrawal A., Jain P., Ansari A., and Torrellas J.. 2013. Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). 400411. https://doi.org/10.1109/HPCA.2013.6522336Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. [6] Ahn Junwhan, Yoo Sungjoo, and Choi Kiyoung. 2013. Write intensity prediction for energy-efficient non-volatile caches. In Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on. IEEE, 223228. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. [7] Aliagha Ensieh, Monazzah Amir Mahdi Hosseini, and Farbeh Hamed. 2019. REACT: Read/write error rate aware coding technique for emerging STT-MRAM caches. IEEE Transactions on Magnetics 55, 5 (2019), 18.Google ScholarGoogle ScholarCross RefCross Ref
  8. [8] Bienia Christian, Kumar Sanjeev, Singh Jaswinder Pal, and Li Kai. 2008. The PARSEC benchmark suite: Characterization and architectural implications(PACT’08). Association for Computing Machinery, New York, NY, USA, 7281. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. [9] Binkert Nathan, Beckmann Bradford, Black Gabriel, Reinhardt Steven K., Saidi Ali, Basu Arkaprava, Hestness Joel, Hower Derek R., Krishna Tushar, Sardashti Somayeh, Sen Rathijit, Sewell Korey, Shoaib Muhammad, Vaish Nilay, Hill Mark D., and Wood David A.. 2011. The Gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 17. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. [10] Bishnoi R., Ebrahimi M., Oboril F., and Tahoori M. B.. 2014. Read disturb fault detection in STT-MRAM. In 2014 International Test Conference. 17. https://doi.org/10.1109/TEST.2014.7035342Google ScholarGoogle ScholarCross RefCross Ref
  11. [11] Chang Yen-Jen, Yang Chia-Lin, and Lai Feipei. 2004. Value-conscious cache: Simple technique for reducing cache access power. In Proceedings of the Conference on Design, Automation and Test in Europe - Volume 1 (DATE’04). IEEE Computer Society, Washington, DC, USA, 10016–. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. [12] Chen Long, Cao Yanan, and Zhang Zhao. 2013. Free-ECC: An efficient error protection for compressed last-level caches. In ICCD. 278285.Google ScholarGoogle Scholar
  13. [13] Cheshmikhani Elham, Farbeh Hamed, and Asadi Hossein. 2019. A system-level framework for analytical and empirical reliability exploration of STT-MRAM caches. IEEE Transactions on Reliability 69, 2 (2019), 594610.Google ScholarGoogle ScholarCross RefCross Ref
  14. [14] Cheshmikhani Elham, Farbeh Hamed, and Asadi Hossein. 2019. Enhancing reliability of STT-MRAM caches by eliminating read disturbance accumulation. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 854859.Google ScholarGoogle ScholarCross RefCross Ref
  15. [15] Cheshmikhani Elham, Farbeh Hamed, and Asadi Hossein. 2021. 3RSeT: Read disturbance rate reduction in STT-MRAM caches by selective tag comparison. IEEE Trans. Comput. (2021).Google ScholarGoogle ScholarCross RefCross Ref
  16. [16] Cheshmikhani Elham, Monazzah Amir Mahdi Hosseini, Farbeh Hamed, and Miremadi Seyed Ghassem. 2016. Investigating the effects of process variations and system workloads on reliability of STT-RAM caches. In 12th European Dependable Computing Conference (EDCC). 120129.Google ScholarGoogle ScholarCross RefCross Ref
  17. [17] Ekman Magnus and Stenstrom Per. 2005. A robust main-memory compression scheme. In Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA’05). IEEE Computer Society, Washington, DC, USA, 7485. https://doi.org/10.1109/ISCA.2005.6 Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. [18] al. Julien Dusser et2009. Zero-content augmented caches. In Proceedings of the 23rd International Conference on Supercomputing (Yorktown Heights, NY, USA) (ICS’09). ACM, New York, NY, USA, 4655. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. [19] al. M. M. Islam et2009. Zero-Value caches: Cancelling loads that return zero. In 2009 18th International Conference on Parallel Architectures and Compilation Techniques. 237245. https://doi.org/10.1109/PACT.2009.29 Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. [20] Fong Xuanyao, Kim Yusung, Choday Sri Harsha, and Roy Kaushik. 2013. Failure mitigation techniques for 1T-1MTJ spin-transfer torque MRAM bit-cells. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 2 (2013), 384395. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. [21] Hosseini Fateme S. and Yang Chengmo. 2019. Compiler-directed and architecture-independent mitigation of read disturbance errors in STT-RAM. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 222227.Google ScholarGoogle ScholarCross RefCross Ref
  22. [22] Huda Safeen and Sheikholeslami Ali. 2013. A novel STT-MRAM cell with disturbance-free read operation. IEEE Transactions on Circuits and Systems I: Regular Papers 60, 6 (2013), 15341547.Google ScholarGoogle ScholarCross RefCross Ref
  23. [23] Jiang Lei, Wen Wujie, Wang Danghui, and Duan Lide. 2016. Improving read performance of STT-MRAM based main memories through smash read and flexible read. ASP-DAC (2016).Google ScholarGoogle Scholar
  24. [24] Kang Wang, Cheng Yuanqing, Zhang Youguang, Ravelosona Dafine, and Zhao Weisheng. 2014. Readability challenges in deeply scaled STT-MRAM. In NVMTS. 14.Google ScholarGoogle Scholar
  25. [25] Kang Wang, Li Zheng, Klein Jacques-Olivier, Chen Yuanqing, Zhang Youguang, Ravelosona Dafiné, Chappert Claude, and Zhao Weisheng. 2014. Variation-tolerant and disturbance-free sensing circuit for deep nanometer STT-MRAM. IEEE Transactions on Nanotechnology 13, 6 (2014), 10881092.Google ScholarGoogle ScholarCross RefCross Ref
  26. [26] Kong Joonho, Gong Young-Ho, and Chung Sung Woo. 2017. Towards refresh-optimized EDRAM-based caches with a selective fine-grain round-robin refresh scheme. Microprocessors and Microsystems 49 (2017), 95104. https://doi.org/10.1016/j.micpro.2016.11.007 Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. [27] Manohar Sheel Sindhu and Kapoor Hemangee K.. 2019. Dynamic reconfiguration of embedded-DRAM caches employing zero data detection based refresh optimisation. Journal of Systems Architecture 100 (2019), 101648.Google ScholarGoogle ScholarCross RefCross Ref
  28. [28] Mittal Sparsh. 2017. A survey of soft-error mitigation techniques for non-volatile memories. Computers 6, 8 (2017).Google ScholarGoogle Scholar
  29. [29] Mittal Sparsh, Vetter Jeffrey, and Jiang Lei. 2017. Addressing read-disturbance issue in STT-RAM by data compression and selective duplication. IEEE Computer Architecture Letters 16, 2 (Jul-Dec 2017), 9498.Google ScholarGoogle ScholarCross RefCross Ref
  30. [30] Mittal Sparsh, Vetter Jeffrey S., and Li Dong. 2014. A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE TPDS (2014). Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. [31] Mittal Sparsh, Wang Rujia, and Vetter Jeffrey. 2017. DESTINY: A comprehensive tool with 3D and multi-level cell memory modeling capability. Journal of Low Power Electronics and Applications 7, 3 (2017), 23.Google ScholarGoogle ScholarCross RefCross Ref
  32. [32] Pekhimenko Gennady, Seshadri Vivek, Mutlu Onur, Gibbons Phillip B., Kozuch Michael A., and Mowry Todd C.. 2012. Base-delta-immediate compression: Practical data compression for on-chip caches. In PACT. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. [33] Qureshi Muhammad Avais, Park Jungwoo, and Kim Soontae. 2020. SALE: Smartly allocating low-cost many-bit ECC for mitigating read and write errors in STT-RAM caches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, 6 (2020), 13571370.Google ScholarGoogle ScholarCross RefCross Ref
  34. [34] Sun Zhenyu, Li Hai, and Wu Wenqing. 2012. A dual-mode architecture for fast-switching STT-RAM. In ISLPED. 4550. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. [35] Takemura R., Kawahara T., Ono K., Miura K., Matsuoka H., and Ohno H.. 2010. Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond. In IEEE IMW. 12.Google ScholarGoogle Scholar
  36. [36] Wang Rujia, Jiang Lei, Zhang Youtao, Wang Linzhang, and Yang Jun. 2015. Selective restore: An energy efficient read disturbance mitigation scheme for future STT-MRAM. In DAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. [37] Wu Xiaoxia, Li Jian, Zhang Lixin, Speight Evan, and Xie Yuan. 2009. Power and performance of read-write aware hybrid caches with non-volatile memories. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 737742. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. [38] Yang Jun and Gupta Rajiv. 2002. Frequent value locality and its applications. ACM Trans. Embed. Comput. Syst. 1, 1 (Nov. 2002), 79105. https://doi.org/10.1145/581888.581894 Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. [39] Zhang Hang, Chen Xuhao, Xiao Nong, Liu Fang, and Chen Zhiguang. 2016. RED-SHIELD: Shielding read disturbance for STT-RAM based register files on GPUs. In 2016 International Great Lakes Symposium on VLSI (GLSVLSI). 389392. Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. [40] Zhang Wangyuan and Li Tao. 2009. Characterizing and mitigating the impact of process variations on phase change based memory systems. In MICRO. 213.Google ScholarGoogle Scholar

Index Terms

  1. CORIDOR: Using COherence and TempoRal LocalIty to Mitigate Read Disurbance ErrOR in STT-RAM Caches

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM Transactions on Embedded Computing Systems
        ACM Transactions on Embedded Computing Systems  Volume 21, Issue 1
        January 2022
        288 pages
        ISSN:1539-9087
        EISSN:1558-3465
        DOI:10.1145/3505211
        Issue’s Table of Contents

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 14 January 2022
        • Revised: 1 August 2021
        • Accepted: 1 August 2021
        • Received: 1 February 2021
        Published in tecs Volume 21, Issue 1

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article
        • Refereed
      • Article Metrics

        • Downloads (Last 12 months)113
        • Downloads (Last 6 weeks)0

        Other Metrics

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Full Text

      View this article in Full Text.

      View Full Text

      HTML Format

      View this article in HTML Format .

      View HTML Format
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!